Parallel and Pipelining design of SLAM Feature Detection Algorithm in Hardware

被引:0
|
作者
Liu, Yunjie [1 ]
Wu, Xiaofeng [1 ]
机构
[1] Univ Sydney, Sch Aerosp Mech & Mechatron, Sydney, NSW, Australia
关键词
pipelining; SLAM; SURF; FPGA; floating-point arithmetic; SIMULTANEOUS LOCALIZATION; IMAGE;
D O I
10.1109/ICIEA51954.2021.9516430
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Simultaneous Localization and Mapping (SLAM) is a system used to achieve autonomous positioning and navigation. Feature detection is an important part of a SLAM system as fast and robust image matching is required for the task. A typical feature detection algorithm called Speeded-Up Robust Features (SURF) is used in a robot SLAM system with Moving Object Detection (MOD). This paper describes a modified feature detection algorithm based on Field Programmable Gate Array (FPGA) hardware. The paper focuses on implementing the software algorithm on a hardware platform. The advantage of the parallel and pipelining design of FPGA is fully applied to highly improve the performance and efficiency of the system. By using the FPGA hardware platform, the algorithm can also be implemented easily in an FPGA-based SLAM system afterward to finally use for System-On-Chip (SoC) applications.
引用
收藏
页码:1388 / 1393
页数:6
相关论文
共 50 条
  • [1] A parallel hardware architecture for image feature detection
    Bonato, Vanderlei
    Marques, Eduardo
    Constantinides, George A.
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2008, 4943 : 137 - +
  • [2] A scheduling and pipelining algorithm for hardware/software systems
    Bakshi, S
    Gajski, DD
    TENTH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 1997, : 113 - 118
  • [3] Research on parallel collision detection algorithm based on pipelining and divide-and-conquer
    Zhao, Wei
    He, Yanshuang
    Li, Wenhui
    PROGRESS IN INTELLIGENCE COMPUTATION AND APPLICATIONS, PROCEEDINGS, 2007, : 277 - 282
  • [4] A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection
    Bonato, Vanderlei
    Marques, Eduardo
    Constantinides, George A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2008, 18 (12) : 1703 - 1712
  • [5] Parallel Algorithm Design for Audio Feature Extraction
    Luo, Xiaocheng
    Jiang, Jingfei
    Zhu, Junjie
    Dou, Yong
    PROCEEDINGS OF THE 2017 5TH INTERNATIONAL CONFERENCE ON MACHINERY, MATERIALS AND COMPUTING TECHNOLOGY (ICMMCT 2017), 2017, 126 : 1163 - 1168
  • [6] A parallel feature selection algorithm for detection of cancer biomarkers
    Razmjouei, Maryam
    Hamidi, Hamid Reza
    INTELLIGENT DECISION TECHNOLOGIES-NETHERLANDS, 2022, 16 (02): : 441 - 447
  • [7] Hardware/software design implementation of feature detection for a reconfigurable processor
    Dang, PP
    Chau, PM
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 758 - 766
  • [8] Pipelining router design improves parallel system performance
    Carrión, C
    Gregorio, JA
    Beivide, R
    I-SPAN 2000: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES ALGORITHMS AND NETWORKS, PROCEEDINGS, 2000, : 195 - 200
  • [9] Design and implementation for static Huffman encoding hardware with parallel shifting algorithm
    Lee, T
    Park, J
    2003 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORD, VOLS 1-5, 2004, : 1314 - 1318
  • [10] SOLO-SLAM: A Parallel Semantic SLAM Algorithm for Dynamic Scenes
    Sun, Liuxin
    Wei, Junyu
    Su, Shaojing
    Wu, Peng
    SENSORS, 2022, 22 (18)