Fast Statistical Analysis of Rare Circuit Failure Events via Scaled-Sigma Sampling for High-Dimensional Variation Space

被引:33
作者
Sun, Shupeng [1 ]
Li, Xin [1 ]
Liu, Hongzhou [2 ]
Luo, Kangsheng [3 ]
Gu, Ben [4 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
[2] Cadence Design Syst Inc, Pittsburgh, PA 15238 USA
[3] Cadence Design Syst Inc, Beijing 100080, Peoples R China
[4] Cadence Design Syst Inc, Austin, TX 78759 USA
基金
美国国家科学基金会;
关键词
Importance sampling; Monte Carlo (MC) analysis; parametric yield; process variation; SRAM; DESIGN;
D O I
10.1109/TCAD.2015.2404895
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Accurately estimating the rare failure rates for nanoscale circuit blocks (e.g., static random-access memory, D flip-flop, etc.) is a challenging task, especially when the variation space is high-dimensional. In this paper, we propose a novel scaled-sigma sampling (SSS) method to address this technical challenge. The key idea of SSS is to generate random samples from a distorted distribution for which the standard deviation (i.e., sigma) is scaled up. Next, the failure rate is accurately estimated from these scaled random samples by using an analytical model derived from the theorem of "soft maximum." Our proposed SSS method can simultaneously estimate the rare failure rates for multiple performances and/or specifications with only a single set of transistor-level simulations. To quantitatively assess the accuracy of SSS, we estimate the confidence interval of SSS based on bootstrap. Several circuit examples designed in nanoscale technologies demonstrate that the proposed SSS method achieves significantly better accuracy than the traditional importance sampling technique when the dimensionality of the variation space is more than a few hundred.
引用
收藏
页码:1096 / 1109
页数:14
相关论文
共 23 条
[1]  
Abu-Rahma MH, 2008, DES AUT CON, P205
[2]   The impact of intrinsic device fluctuations on CMOS SRAM cell stability [J].
Bhavnagarwala, AJ ;
Tang, XH ;
Meindl, JD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) :658-665
[3]  
Boyd S., 2004, CONVEX OPTIMIZATION
[4]   Digital circuit design challenges and opportunities in the era of nanoscale CMOS [J].
Calhoun, Benton H. ;
Cao, Yu ;
Li, Xin ;
Mai, Ken ;
Pileggi, Lawrence T. ;
Rutenbar, Rob A. ;
Shepard, Kenneth L. .
PROCEEDINGS OF THE IEEE, 2008, 96 (02) :343-365
[5]   Embedded SRAM design in deep deep submicron technologies [J].
Dehaene, W. ;
Cosemans, S. ;
Vignon, A. ;
Catthoor, F. ;
Geens, P. .
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, :384-391
[6]  
Dolecek Lara, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P322, DOI 10.1109/ICCAD.2008.4681593
[7]  
Efron B., 1993, An Introduction to the Bootstrap, DOI 10.1007/978-1-4899-4541-9
[8]  
Fonseca RA, 2010, DES AUT CON, P853
[9]  
Gu CJ, 2008, ASIA S PACIF DES AUT, P730
[10]   Variability in sub-100nm SRAM designs [J].
Heald, R ;
Wang, P .
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :347-352