Materials Challenges for sub-20nm lithography

被引:6
|
作者
Thackeray, James W. [1 ]
机构
[1] Dow Elect Mat, Marlborough, MA 01752 USA
关键词
chemical amplification; EUV; resists; diffusion; polymer-bound PAG; CHEMICALLY AMPLIFIED RESISTS; POLYMERS;
D O I
10.1117/12.882958
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
This paper discusses the future of resist materials for sub-20nm lithography. It is my contention that polymer-bound PAG based resists will be used to 16nm node. There has been enough progress in resolution and sensitivity to justify the use of these materials. PBP resists have shown that the principal demerit of acid diffusion can be overcome through attachment of the PAG anion to the lithographic polymer. Since the introduction of this chemically amplified resist approach, we have seen steady improvement in resolution, sensitivity, and LWR. We have also seen improvement in OOB response, outgassing, and pattern collapse. There is no doubt that continuous improvement is still required for these resist systems. We believe that increasing the overall resist quantum yield for acid generation substantially improves the shot noise problem thereby leading to faster high resolution resist materials. Using a 0.30NA EUV tool with dipole, we can achieve 22nm hp resolution, with 12mJ dose, and 4.2nm LWR.
引用
收藏
页数:16
相关论文
共 50 条
  • [1] Materials Development to Extend ArF Lithography Toward Sub-20nm Patterning
    Kimura, Toru
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2012, 25 (01) : 115 - 119
  • [2] Materials challenges for sub-20-nm lithography
    Thackeray, James W.
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2011, 10 (03):
  • [3] The challenges of sub-20nm shallow trench isolation etching
    Zhou, Hui
    Ji, Xiaosong
    Srinivasan, Sunil
    He, Jim
    Hua, Xuefeng
    Agarwal, Ankur
    Rauf, Shahid
    Todorow, Valentin N.
    Choi, Jinhan
    Khan, Anisul
    SOLID STATE TECHNOLOGY, 2013, 56 (04) : 14 - 18
  • [4] Study of Cut Mask Lithography Options for Sub-20nm Metal Routing
    Wang, Yan
    Kim, Ryoung-Han
    Yuan, Lei
    Chunder, Anindarupa
    Wang, Chenchen
    Zeng, Jia
    Woo, Youngtag
    Kye, Jongwook
    OPTICAL MICROLITHOGRAPHY XXVIII, 2015, 9426
  • [5] Manufacturability of computation lithography mask: Current limit and requirements for sub-20nm node
    Choi, Jin
    Kang, In-Yong
    Park, Ji Soong
    Shin, In Kyun
    Jeon, Chan-Uk
    OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
  • [6] Sub-20nm Logic Lithography Optimization with Simple OPC and Multiple Pitch Division
    Smayling, Michael C.
    Axelrad, Valery
    Tsujita, Koichiro
    Yaegashi, Hidetami
    Nakayama, Ryo
    Oyama, Kenichi
    Gyoda, Yuichi
    OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2, 2012, 8326
  • [7] An improved method for characterizing photoresist lithographic and defectivity performance for sub-20nm node lithography
    Amblard, Gilles
    Purdy, Sara
    Cooper, Ryan
    Hockaday, Marjory
    ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXIII, 2016, 9779
  • [8] Sub-20nm patterning of thin layer WSe2 by scanning probe lithography
    Dago, Arancha I.
    Ryu, Yu K.
    Garcia, Ricardo
    APPLIED PHYSICS LETTERS, 2016, 109 (16)
  • [9] Middle of Line (MoL) Cleaning Challenges in Sub-20nm Node Device Manufacturing
    Singh, SherJang
    Muralidhar, Pranesh
    Mallabar, Samuel
    Scott, Silas
    ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES XIII, 2016, 255 : 105 - 110
  • [10] Laser Spike Annealing Resolves Sub-20nm Logic Device Manufacturing Challenges
    Wang, Yun
    SOLID STATE TECHNOLOGY, 2014, 57 (08) : 16 - 20