Low-Power Programmable PRPG With Test Compression Capabilities

被引:21
作者
Filipek, Michal [1 ]
Mrugalski, Grzegorz [2 ]
Mukherjee, Nilanjan [2 ]
Nadeau-Dostie, Benoit [2 ]
Rajski, Janusz [2 ]
Solecki, Jedrzej [1 ]
Tyszer, Jerzy [1 ]
机构
[1] Poznan Univ Tech, Fac Elect & Telecommun, PL-60965 Poznan, Poland
[2] Mentor Graph Corp, Wilsonville, OR 97070 USA
关键词
Built-in self-test (BIST); low-power (LP) test; pseudorandom test pattern generators (PRPGs); test data volume compression; BIST TPG; LFSR; GENERATION; SCHEME; DISSIPATION; SEQUENCES; PATTERNS; COVERAGE; ATPG;
D O I
10.1109/TVLSI.2014.2332465
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a low-power (LP) programmable generator capable of producing pseudorandom test patterns with desired toggling levels and enhanced fault coverage gradient compared with the best-to-date built-in self-test (BIST)based pseudorandom test pattern generators. It is comprised of a linear finite state machine (a linear feedback shift register or a ring generator) driving an appropriate phase shifter, and it comes with a number of features allowing this device to produce binary sequences with preselected toggling (PRESTO) activity. We introduce a method to automatically select several controls of the generator offering easy and precise tuning. The same technique is subsequently employed to deterministically guide the generator toward test sequences with improved fault-coverage-to-pattern-count ratios. Furthermore, this paper proposes an LP test compression method that allows shaping the test power envelope in a fully predictable, accurate, and flexible fashion by adapting the PRESTO-based logic BIST (LBIST) infrastructure. The proposed hybrid scheme efficiently combines test compression with LBIST, where both techniques can work synergistically to deliver high quality tests. Experimental results obtained for industrial designs illustrate the feasibility of the proposed test schemes and are reported herein.
引用
收藏
页码:1063 / 1076
页数:14
相关论文
共 57 条
[1]   Bit-swapping LFSR for low-power BIST [J].
Abu-Issa, A. S. ;
Quigley, S. F. .
ELECTRONICS LETTERS, 2008, 44 (06) :401-403
[2]  
Andre H., 1998, Proc. 3rd European Test Workshop, P49
[3]  
[Anonymous], 2007, P IEEE INT TEST C IT
[4]  
[Anonymous], 2005, P ITC
[5]   Extending OPMISR. beyond 10x scan test efficiency [J].
Barnhart, C ;
Brunkhorst, V ;
Distler, F ;
Farnsworth, O ;
Ferko, A ;
Keller, B ;
Scott, D ;
Koenemann, B ;
Onodera, T .
IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (05) :65-73
[6]   Low-power scan design using first-level supply gating [J].
Bhunia, S ;
Mahmoodi, H ;
Ghosh, D ;
Mukhopadhyay, S ;
Roy, K .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) :384-395
[7]  
Chatterjee M., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P417, DOI 10.1109/VTEST.1995.512669
[8]  
Corno F., 2000, Proceedings 18th IEEE VLSI Test Symposium, P29, DOI 10.1109/VTEST.2000.843823
[9]   Reducing test data volume using external/LBIST hybrid test patterns [J].
Das, D ;
Touba, NA .
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, :115-122
[10]   Tailoring ATPG for embedded testing [J].
Dorsch, R ;
Wunderlich, HJ .
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :530-537