Zen: An Energy-Efficient High-Performance x86 Core

被引：35

作者：

Singh, Teja ^{[1
]}

Schaefer, Alex ^{[1
]}

Rangarajan, Sundar ^{[1
]}

John, Deepesh ^{[1
]}

Henrion, Carson ^{[2
]}

Schreiber, Russell ^{[1
]}

Rodriguez, Miguel ^{[2
]}

Kosonocky, Stephen ^{[2
]}

Naffziger, Samuel ^{[2
]}

Novak, Amy ^{[1
]}

机构：

[1] AMD, Austin, TX 78735 USA

[2] AMD, Ft Collins, CO 80528 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2018年 / 53卷 / 01期

关键词：

14; nm; adaptive voltage and frequency scaling (AVFS); energy efficiency; finFET; high-frequency design; microprocessors; MIMcap; power management; SYSTEM;

D O I：

10.1109/JSSC.2017.2752839

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

AMD's next-generation, high-performance, energy-efficient x86 core, Zen, targets server, desktop, and mobile client applications with a 52% instructions per clock cycle (IPC) uplift over the previous generation. The increase in IPC complements a >15% process neutral reduction in C-AC (switching capacitance). Performance and energy efficiency are further improved with various circuit techniques including write word-line boost, contention-free dynamic logic, supply droop detection with mitigation, a per-core frequency synthesizer, and a per-core integrated linear voltage regulator. Utilizing a 14 nm FinFET process, the Zen core complex unit consists of a shared 8 MB L3 cache and four cores.

引用

页码：102 / 114

页数：13

共 50 条

[1] Zen: A Next-Generation High-Performance x86 Core
Singh, Teja
Rangarajan, Sundar
John, Deepesh
Henrion, Carson
Southard, Shane
McIntyre, Hugh
Novak, Amy
Kosonocky, Stephen
Jotwani, Ravi
Schaefer, Alex
Chang, Edward
Bell, Joshua
Co, Michael
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 52 - 52
[2] Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core
Singh, Teja
Rangarajan, Sundar
John, Deepesh
Schreiber, Russell
Oliver, Spence
Seahra, Rajit
Schaefer, Alex
2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 42 - +
[3] Energy-Efficient Computational Chemistry: Comparison of x86 and ARM Systems
Keipert, Kristopher
Mitra, Gaurav
Sunriyal, Vaibhav
Leang, Sarom S.
Sosonkina, Masha
Rendell, Alistair P.
Gordon, Mark S.
JOURNAL OF CHEMICAL THEORY AND COMPUTATION, 2015, 11 (11) : 5055 - 5061
[4] A Mechanism for Energy-efficient Reuse of Decoding and Scheduling of x86 Instruction Streams
Brandalero, Marcelo
Beck, Antonio Carlos S.
PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1468 - 1473
[5] Time and energy modeling of high-performance Level-3 BLAS on x86 architectures
Alonso, Pedro
Catalan, Sandra
Igual, Francisco D.
Mayo, Rafael
Rodriguez-Sanchez, Rafael
Quintana-Orti, Enrique S.
SIMULATION MODELLING PRACTICE AND THEORY, 2015, 55 : 77 - 94
[6] High-performance, energy-efficient IGBTs
Snyder, Lucy A.
Electron Prod Garden City NY, 2008, 8
[7] Automatic Generation of High-Performance FFT Kernels on Arm and X86 CPUs
Li, Zhihao
Jia, Haipeng
Zhang, Yunquan
Chen, Tun
Yuan, Liang
Vuduc, Richard
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (08) : 1925 - 1941
[8] High-performance and energy-efficient fault-tolerance core mapping in NoC
Beechu, Naresh Kumar Reddy
Harishchandra, Vasantha Moodabettu
Balachandra, Nithin Kumar Yernad
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2017, 16 : 1 - 10
[9] A high-performance implementation of atomistic spin dynamics simulations on x86 CPUs
Chen, Hongwei
Zhai, Yujia
Turner, Joshua J.
Feiguin, Adrian
COMPUTER PHYSICS COMMUNICATIONS, 2023, 291
[10] Energy-Efficient and High-Performance Data Converters
Goes, Joao
2024 31ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES 2024, 2024, : 15 - 15

← 1 2 3 4 5 →