A Type-3 PLL for Single-Phase Applications

被引:0
|
作者
Bamigbade, Abdullahi [1 ]
Khadkikar, Vinod [1 ]
Al Hosani, Mohamed [2 ]
机构
[1] Khalifa Univ, Adv Power & Energy Ctr, EECS Dept, Masdar City Campus, Abu Dhabi, U Arab Emirates
[2] Abu Dhabi Distribut Co, DSM Dept, Abu Dhabi, U Arab Emirates
来源
2019 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING | 2019年
关键词
Phase locked-loop (PLL); steady-state error; loop filter; phase margin; gain cross-over frequency; disturbance rejection capability; FREQUENCY-LOCKED LOOP; SYNCHRONIZATION; TIME;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Different structures of single-phase PLL have been widely developed for the synchronization of single-phase grid-connected power electronic-based equipments. These PLLs mostly employ proportional-integral (PI) controller as loop filter, thereby resulting in a type-2 control system. Hence, they are able to achieve zero steady-state phase error following step changes in frequency and phase of a single-phase input signal. However, when the input signal varies continuously over time in a linear manner, these PLLs exhibit a finite steady-state phase error. Thus, they may not be suitable for applications that require accurate estimation of phase angle when a ramp change in frequency occurs. To overcome this problem without compromising the benefits of type-2 PLLs, a type-3 PLL for single-phase applications is developed in this paper. Through experimental validation and comparison with an advanced single-phase type-2 PLL, the effectiveness of developed type-3 PLL is demonstrated.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Single-phase flexible arc suppression device based on BSC-SOGI-PLL method for distribution networks
    Zheng, Ze-Yin
    Guo, Mou-Fa
    Yang, Nien-Che
    Jin, Tao
    INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2020, 121
  • [22] A Phase-Locked Loop With Inherent DC Offset Rejection for Single-Phase Applications
    Smadi, Issam A.
    Altabbal, Haya
    Fawaz, Bayan H. Bany
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2023, 19 (01) : 200 - 209
  • [23] Design of a fast response time single-phase PLL with dc offset rejection capability
    Kulkarni, Abhijit
    John, Vinod
    ELECTRIC POWER SYSTEMS RESEARCH, 2017, 145 : 35 - 43
  • [24] Two-Sample PLL With Harmonic Filtering Capability Applicable to Single-Phase Grid-Connected Converters
    Lamo, Paula
    Pigazo, Alberto
    Azcondo, Francisco J.
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (03) : 3072 - 3082
  • [25] Power Control Strategies for Single-Phase Voltage-Controlled Inverters with an Enhanced PLL
    Gao, Jiayuan
    Zhao, Jinbin
    He, Chaojie
    Zhang, Shuaitao
    Li, Fen
    JOURNAL OF POWER ELECTRONICS, 2018, 18 (01) : 212 - 224
  • [26] Improved Noise Immunity for Two-Sample PLL Applicable to Single-Phase PFCs
    Lamo, Paula
    Azcondo, Francisco J.
    Pigazo, Alberto
    2021 IEEE 22ND WORKSHOP ON CONTROL AND MODELLING OF POWER ELECTRONICS (COMPEL), 2021,
  • [27] Design of a Fast Response Time Single-Phase PLL with DC Offset Rejection Capability
    Kulkarni, Abhijit
    John, Vinod
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 2200 - 2206
  • [28] Reinvestigation of Single-Phase FLLs
    He, Xiuqiang
    Geng, Hua
    Yang, Geng
    IEEE ACCESS, 2019, 7 : 13178 - 13188
  • [29] A new simple structure PLL for both single and three phase applications
    Ahmad, Ahmad Ale
    Pichan, Mohammad
    Abrishamifar, Adib
    INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2016, 74 : 118 - 125
  • [30] Design and Tuning of a Modified Power-Based PLL for Single-Phase Grid-Connected Power Conditioning Systems
    Golestan, Saeed
    Monfared, Mohammad
    Freijedo, Francisco D.
    Guerrero, Josep M.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (08) : 3639 - 3650