A Unique Approach to Generate Self-Aligned T-Gate Transistors in Counter-Doped Poly-Si With High Etching Selectivity and Isotropy

被引:9
作者
Huang, Y. -A. [1 ]
Liang, C. -Y. [1 ]
Peng, K. -P. [1 ]
Chen, K. -M. [2 ]
Huang, G. -W. [2 ]
Li, P. -W. [1 ]
Lin, H. -C. [1 ]
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[2] Taiwan Semicond Res Inst, Hsinchu 30078, Taiwan
关键词
T-gate; poly-Si; TFT; selective etching; SALICIDE; SILICON;
D O I
10.1109/LED.2020.2970756
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A unique approach for fabricating poly-Si thin-film transistors (TFTs) with self-aligned T-shaped gate (T-gate) structure is reported. A counter-doped poly-Si process comprises an in-situ doped n(+) poly-Si deposition followed by a subsequentshallow implantation of BF2+. Both high etching isotropy in n(+) poly-Si and high etching selectivity between n(+) poly-Si and B-doped poly-Si in a Cl-2-based plasma process are the key enablers for the fabrication of our T-gate structures. Thanks to good control in the shape and deformation of our T-gate structure, sidewall air-gap spacers in combination with self-aligned Ni silicided gate and source/drain were established. High-performance sub-micron poly-Si TFTs are evidenced by superior transfer characteristics measured on TFTs with effective gate length of 0.15 mu m . The unique T-gate structure provides an effective way for possible production of poly-Si radio-frequency TFTs viable for emerging new applications.
引用
收藏
页码:397 / 400
页数:4
相关论文
共 23 条
[1]  
Amon J, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P73
[2]   Polysilicon high frequency devices for large area electronics: Characterization, simulation and modeling [J].
Botrel, J. L. ;
Savry, O. ;
Rozeau, O. ;
Templier, F. ;
Jomaah, J. .
THIN SOLID FILMS, 2007, 515 (19) :7422-7427
[3]   Self-Aligned AlGaN/GaN FinFETs [J].
Brown, David F. ;
Tang, Yan ;
Regan, Dean ;
Wong, Joel ;
Micovic, Miroslav .
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (10) :1445-1448
[4]   Channel Thickness Effect on High-Frequency Performance of Poly-Si Thin-Film Transistors [J].
Chen, Kun-Ming ;
Tsai, Tzu-I ;
Lin, Ting-Yao ;
Lin, Horng-Chih ;
Chao, Tien-Sheng ;
Huang, Guo-Wei ;
Huang, Tiao-Yuan .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) :1020-1022
[5]   CRYSTALLINE TO AMORPHOUS TRANSFORMATION IN ION-IMPLANTED SILICON - COMPOSITE MODEL [J].
DENNIS, JR ;
HALE, EB .
JOURNAL OF APPLIED PHYSICS, 1978, 49 (03) :1119-1127
[6]   High-Frequency Performance of Trigate Poly-Si Thin-Film Transistors by Microwave Annealing [J].
Hu, Hsin-Hui ;
Huang, Hsin-Ping .
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (04) :345-347
[7]   Simultaneous etching of polysilicon materials with different doping types by low-damage transformer-coupled plasma technique [J].
Hung, CC ;
Lin, HC ;
Wang, MF ;
Huang, TY ;
Shih, HC .
MICROELECTRONIC ENGINEERING, 2002, 63 (04) :405-416
[8]   NiSi salicide technology for scaled CMOS [J].
Iwai, H ;
Ohguro, T ;
Ohmi, S .
MICROELECTRONIC ENGINEERING, 2002, 60 (1-2) :157-169
[9]   High-k/Metal-Gate Fully Depleted SOI CMOS With Single-Silicide Schottky Source/Drain With Sub-30-nm Gate Length [J].
Khater, Marwan H. ;
Zhang, Zhen ;
Cai, Jin ;
Lavoie, Christian ;
D'Emic, Christopher ;
Yang, Qingyun ;
Yang, Bin ;
Guillorn, Michael ;
Klaus, David ;
Ott, John A. ;
Zhu, Yu ;
Zhang, Ying ;
Choi, Changhwan ;
Frank, Martin M. ;
Lee, Kam-Leung ;
Narayanan, Vijay ;
Park, Dae-Gyu ;
Ouyang, Qiqing ;
Haensch, Wilfried .
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (04) :275-277
[10]   Characteristics of self-aligned Si/Ge T-gate poly-Si thin-film transistors with high ON/OFF current ratio [J].
Kuo, Po-Yi ;
Chao, Tien-Sheng ;
Hsieh, Pei-Shan ;
Lei, Tan-Fu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) :1171-1176