A conventional design and simulation for CLB implementation of an FPGA quantum-dot cellular automata

被引:41
|
作者
Kianpour, Moein [1 ]
Sabbagni-Nadooshan, Reza [2 ]
机构
[1] Islamic Azad Univ, Cent Tehran Branch, Young Researchers & Elite Club, Tehran, Iran
[2] Islamic Azad Univ, Dept Elect Engn, Cent Tehran Branch, Tehran, Iran
关键词
Configurable logic block (CLB); Field programmable gate array (FPGA); Look-Up Table (LUT); Quantum-dot cellular automata (QCA); Multiplexer; Programmable Switch;
D O I
10.1016/j.micpro.2014.08.001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum-dot cellular automata (QCA) are promising models in nanotechnology based on the single electron effects of quantum dots and molecules. The present study designs and simulates the elements and principal standard configurable logic block (CLB) of a Xilinx field programmable gate array (FPGA). All components of the CLB are investigated for missing cells and possible defects. A look-up table (LUT) with a novel structure is implemented as frequently as the read/write operation occurs to act as a pipeline. A 2-to-4 decoder with a memory cell structure in QCA is used to present an 8-bit LUT. The structure of the 8-bit LUT is extendable to 16 bit, 32 bit and higher. The proposed design and simulation of a new multiplexer based on QCA with minimum delay, area and complexity is presented to implement a programmable switch. QCADesigner software is used to create a detailed layout and for circuit simulation. The proposed CLB is also simulated using QCADesigner. Results show that the proposed CLB performs the task with minimum clocking and can be configured as a FPGA. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:1046 / 1062
页数:17
相关论文
共 50 条
  • [1] A Conventional Design for CLB Implementation of a FPGA in Quantum-dot Cellular Automata (QCA)
    Kianpour, Moein
    Sabbaghi-Nadooshan, Reza
    PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 36 - 42
  • [2] A novel quantum-dot cellular automata CLB of FPGA
    Kianpour, Moein
    Sabbaghi-Nadooshan, Reza
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (03) : 709 - 725
  • [3] A novel quantum-dot cellular automata CLB of FPGA
    Moein kianpour
    Reza Sabbaghi-Nadooshan
    Journal of Computational Electronics, 2014, 13 : 709 - 725
  • [4] An efficient FPGA implementation in quantum-dot cellular automata
    Panho Marciano, Abner Luis
    Oliveira, Andre B.
    Miranda Nacif, Jose Augusto
    Vilela Neto, Omar P.
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [5] Design and Implementation of SRAM for LUT and CLB Using Clocking Mechanism in Quantum-Dot Cellular Automata
    Zhang, Yongqiang
    Zhu, Chunsong
    Cheng, Xin
    Xie, Guangjun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (09) : 3909 - 3913
  • [6] Design and Simulation of Turbo Encoder in Quantum-Dot Cellular Automata
    Zhang, Mingliang
    Cai, Li
    Yang, Xiaokuo
    Cui, Huanqing
    Feng, Chaowen
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (05) : 820 - 828
  • [7] An efficient design and implementation of Vedic multiplier in quantum-dot cellular automata
    Reddy, B. Naresh Kumar
    Vani, B. Veena
    Lahari, G. Bhavya
    TELECOMMUNICATION SYSTEMS, 2020, 74 (04) : 487 - 496
  • [8] Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata
    Bahar, Ali Newaz
    Wahid, Khan A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (12) : 2530 - 2539
  • [9] An efficient design and implementation of Vedic multiplier in quantum-dot cellular automata
    B. Naresh Kumar Reddy
    B. Veena Vani
    G. Bhavya Lahari
    Telecommunication Systems, 2020, 74 : 487 - 496
  • [10] A Novel Design And Simulation of 16 Bits RAM Implementation In Quantum-dot Cellular Automata (QCA)
    Kianpour, Moein
    Sabbaghi-Nadooshan, Reza
    2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 637 - 640