Analytic Oxide Capacitance Model of Double- and Surrounding-Gate Metal-Oxide-Semiconductor Field-Effect Transistors in Linear Region by Considering Inversion-Layer Capacitance

被引:2
作者
Choi, Byung-Kil [1 ]
Jeong, Min-Kyu [2 ,3 ]
Kwon, Hyuck-In [4 ]
Lee, Jong-Ho [2 ,3 ]
机构
[1] Hynix Semicond Inc, Memory R&D Div, Ichon 467701, Gyeonggi Do, South Korea
[2] Seoul Natl Univ, ISRC, Seoul 151742, South Korea
[3] Seoul Natl Univ, Sch Elect Engn, Seoul 151742, South Korea
[4] Chung Ang Univ, Sch Elect & Elect Engn, Seoul 156756, South Korea
关键词
DRAIN-CURRENT; MOSFETS; CHARGE;
D O I
10.1143/JJAP.49.104201
中图分类号
O59 [应用物理学];
学科分类号
摘要
Inversion charge (Q(i)) and oxide capacitance (C'(ox)) of undoped (or lightly doped) or doped double-gate (DG) and surrounding-gate (SG) metaloxide- semiconductor field-effect transistors (MOSFETs) with long channel were analytically modeled by considering inversion-layer capacitance (C(i)) in linear region. The Q(i) model of DG and SG MOSFETs was derived with a closed-form as a function of gate bias (V(GS)), threshold voltage (V(th)), and body structure factor (n) using one-dimensional (1D) Poisson's equation considering the mobile carrier. The n which reflects silicon body structure effect is 1 for DG MOSFETs and less than 1 for SG MOSFETs irrespective of channel doping (N(b)). From the derived Q(i) model considering the C(i) effect, the C'(ox) was modeled and applied to the I(D)-V(GS) model of undoped or doped DG and SG MOSFETs in linear region. The compact current model using our proposed C'(ox) predicted more accurately the on-current behavior than that with the oxide capacitance (C(ox)) in linear region. (C) 2010 The Japan Society of Applied Physics
引用
收藏
页码:1042011 / 1042016
页数:6
相关论文
共 16 条
  • [1] MODELING OF THE MOSFET INVERSION CHARGE AND DRAIN CURRENT IN MODERATE INVERSION
    ALTSCHUL, V
    SHACHAMDIAMAND, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (08) : 1909 - 1915
  • [2] [Anonymous], Atlas User's Manual
  • [4] Goebel B, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P275, DOI 10.1109/IEDM.2002.1175831
  • [5] Explicit continuous model for long-channel undoped surrounding gate MOSFETs
    Iñíguez, B
    Jiménez, D
    Roig, J
    Hamid, HA
    Marsal, LF
    Pallarès, J
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1868 - 1873
  • [6] Modeling of nanoscale gate-all-around MOSFETs
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
  • [7] JIMHEZ D, 2005, P EL DEV SPAN C, P393
  • [8] A capacitorless double gate DRAM technology for sub-100-nm embedded and stand-alone memory applications
    Kuo, C
    King, TJ
    Hu, CM
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2408 - 2416
  • [9] NAND-type DRAM-on-SGT
    Nakamura, H
    Sakuraba, H
    Masuoka, F
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (03) : 427 - 429
  • [10] A review of core compact models for undoped double-gate SOI MOSFETs
    Ortiz-Conde, Adelmo
    Garcia-Sanchez, Francisco J.
    Muci, Juan
    Malobabic, Slavica
    Liou, Juin J.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) : 131 - 140