A Scheduling Framework for Spatial Architectures Across Multiple Constraint-Solving Theories

被引:4
作者
Nowatzki, Tony [1 ]
Sartin-Tarm, Michael [2 ]
De Carli, Lorenzo [1 ]
Sankaralingam, Karthikeyan [1 ]
Estan, Cristian [3 ]
Robatmili, Behnam [4 ]
机构
[1] Univ Wisconsin, 1210 W Dayton St, Madison, WI 53706 USA
[2] Univ Wisconsin Madison, Cedar Rapids, IA 52402 USA
[3] Google Inc, Mountain View, CA 94043 USA
[4] Qualcomm Res Silicon Valley, Santa Clara, CA 95051 USA
来源
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS | 2015年 / 37卷 / 01期
基金
美国国家科学基金会;
关键词
Design; Algorithms; Performance; Spatial architectures; spatial architecture scheduling; Satisfiability Modulo Theories; integer linear programming; SILICON; MODULO;
D O I
10.1145/2658993
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Spatial architectures provide energy-efficient computation but require effective scheduling algorithms. Existing heuristic-based approaches offer low compiler/architect productivity, little optimality insight, and low architectural portability. We seek to develop a spatial-scheduling framework by utilizing constraint-solving theories and find that architecture primitives and scheduler responsibilities can be related through five abstractions: computation placement, data routing, event timing, resource utilization, and the optimization objective. We encode these responsibilities as 20 mathematical constraints, using SMT and ILP, and create schedulers for the TRIPS, DySER, and PLUG architectures. Our results show that a general declarative approach using constraint solving is implementable, is practical, and can outperform specialized schedulers.
引用
收藏
页数:30
相关论文
共 57 条
  • [1] Amarasinghe S., 2002, TECHNICAL REPORT
  • [2] FUNCTIONAL SYNTHESIS OF DIGITAL-SYSTEMS WITH TASS
    AMELLAL, S
    KAMINSKA, B
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (05) : 537 - 552
  • [3] ANCOURT C, 1991, SIGPLAN NOTICES, V26, P39, DOI 10.1145/109626.109631
  • [4] [Anonymous], P 14 INT C ARCH SUPP
  • [5] [Anonymous], 2008, TACAS
  • [6] Azizi O, 2010, CONF PROC INT SYMP C, P26, DOI 10.1145/1816038.1815967
  • [7] Bhattacharyya Shuvra S., 1996, SOFTWARE SYNTHESIS D
  • [8] The Future of Microprocessors
    Borkar, Shekhar
    Chien, Andrew A.
    [J]. COMMUNICATIONS OF THE ACM, 2011, 54 (05) : 67 - 77
  • [9] Scaling to the end of silicon with EDGE architectures
    Burger, D
    Keckler, SW
    McKinley, KS
    Dahlin, M
    John, LK
    Lin, C
    Moore, CR
    Burrill, J
    McDonald, RG
    Yoder, R
    [J]. COMPUTER, 2004, 37 (07) : 44 - +
  • [10] Cimatti A, 2010, LECT NOTES COMPUT SC, V6015, P99, DOI 10.1007/978-3-642-12002-2_8