Design space exploration of reliable networked embedded systems

被引:19
作者
Streichert, Thilo [1 ]
Glass, Michael [1 ]
Haubelt, Christian [1 ]
Teich, Juergen [1 ]
机构
[1] Univ Erlangen Nurnberg, Dept Comp Sci 12, D-91058 Erlangen, Germany
关键词
topology optimization; reliability; design space exploration; network design;
D O I
10.1016/j.sysarc.2007.01.005
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a new methodology is presented for topology optimization of networked embedded systems as they occur in automotive and avionic systems as well as wireless sensor networks. By introducing a model which is (1) suitable for heterogeneous networks with different communication bandwidths, (2) modeling of routing restrictions, and (3) flexible binding of tasks onto processors, current design issues of networked embedded systems can be investigated. On the basis of this model, the presented methodology firstly allocates the required resources which can be communication links as well as computational nodes and secondly binds the functionality onto the nodes and the data dependencies onto the links such that no routing restrictions will be violated or capacities on communication links will be exceeded. Due to the often error-prone communication in networks, we allow for routing each data dependency over multiple routes in the networks. With this strategy, our methodology is able to increase the reliability of the entire system. This reliability analysis is based on Binary Decision Diagrams (BDDs) and is integrated in our multi-objective design space exploration. By applying Evolutionary Algorithms, we are able to consider multiple objectives simultaneously during the optimization process and allow for a subsequent unbiased decision making. An experimental evaluation as well as a demonstration of a case study from the field of automotive electronics will show the applicability of the presented approach. (C) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:751 / 763
页数:13
相关论文
共 19 条
[1]  
[Anonymous], P JOINT C LANG COMP
[2]  
[Anonymous], P 39 ANN S FDN COMP
[3]   Metropolis: An integrated electronic system design environment [J].
Balarin, F ;
Watanabe, Y ;
Hsieh, H ;
Lavagno, L ;
Passerone, C ;
Sangiovanni-Vincentelli, A .
COMPUTER, 2003, 36 (04) :45-+
[4]  
Birolini A., 2004, RELIABILITY ENG THEO, DOI 10.1007/978-3-662-05409-3
[5]  
Bleuler S, 2003, LECT NOTES COMPUT SC, V2632, P494
[6]   System-level synthesis using evolutionary algorithms [J].
Blickle, T ;
Teich, J ;
Thiele, L .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 1998, 3 (01) :23-58
[7]   Reliability properties assessment at system level: A co-design framework [J].
Bolchini, C ;
Pomante, L ;
Salice, F ;
Sciuto, D .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (03) :351-356
[8]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[9]   Reliability optimization of series-parallel systems using a genetic algorithm [J].
Coit, DW ;
Smith, AE .
IEEE TRANSACTIONS ON RELIABILITY, 1996, 45 (02) :254-&
[10]  
HAUBELT C, 2005, THESIS U ERLANGEN N