Design of virtual digital controllers based on dynamically reconfigurable FPGAs

被引：0
|
作者：
Sklyarov, V [1 ]
Lau, N [1 ]
Monteiro, RS [1 ]
Melo, A [1 ]
Oliveira, A [1 ]
Kondratjuk, K [1 ]
机构：
[1] Univ Aveiro, Dept Elect & Telecommun, P-3810 Aveiro, Portugal
来源：
24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2 | 1998年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper discusses dynamically reconfigurable FPGAs and their use for the physical implementation? of digital controllers. The technique considered presents various ways of behavioral specification and logic synthesis, which can be applied to the practical design of virtual control circuits that have such properties as flexibility, extensibility and reusability. We have suggested the basic structure of a;virtual digital controller that is composed of a formally synthesised modifiable circuit (specified by either graph-schemes or their extensions) and reusable functional blocks that are invoked in order to simplify the description of the control algorithms.
引用
收藏
页码：200 / 203
页数：2
相关论文
共 50 条
  • [1] A design framework for FPGA-based dynamically reconfigurable digital controllers
    Paiz, Carlos
    Kettelhoit, Boris
    Porrmann, Mario
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3708 - 3711
  • [2] A virtual file system for dynamically reconfigurable FPGAs
    Donlin, A
    Lysaght, P
    Blodget, B
    Troeger, G
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 1127 - 1129
  • [3] Synthesis tools and design environment for dynamically reconfigurable FPGAs
    Sklyarov, V
    Lau, N
    Oliveira, A
    Meio, A
    Kondratjuk, K
    Ferrari, A
    Monteiro, R
    Skliarova, I
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 46 - 49
  • [4] Dynamically reconfigurable hardware for digital controllers in mechatronic systems
    Paiz, C
    Kettelhoit, B
    Klassen, A
    Porrmann, M
    2005 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS, 2005, : 675 - 680
  • [5] Model-Based Design of Correct Controllers for Dynamically Reconfigurable Architectures
    An, Xin
    Rutten, Eric
    Diguet, Jean-Philippe
    Gamatie, Abdoulaye
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (03)
  • [6] An Application Scenario for Dynamically Reconfigurable FPGAs
    Schwiegelshohn, Fynn
    Huebner, Michael
    2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2014,
  • [7] Placement and Floorplanning in Dynamically Reconfigurable FPGAs
    Montone, Alessio
    Santambrogio, Marco D.
    Sciuto, Donatella
    Memik, Seda Ogrenci
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 3 (04)
  • [8] Self Rerouting of Dynamically Reconfigurable SRAM-based FPGAs
    Bozzoli, Ludovica
    Sterpone, Luca
    2017 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2017, : 77 - 84
  • [9] Partitioning sequential circuits on dynamically reconfigurable FPGAs
    Chang, D
    Marek-Sadowska, M
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (06) : 565 - 578
  • [10] Configuration bitstream compression for dynamically reconfigurable FPGAs
    Pan, JH
    Mitra, T
    Wong, WF
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 766 - 773
12345