A Lightweight Masked AES Implementation for Securing IoT Against CPA Attacks

被引:58
作者
Yu, Weize [1 ]
Kose, Selcuk [1 ]
机构
[1] Univ S Florida, Dept Elect Engn, Tampa, FL 33620 USA
基金
美国国家科学基金会;
关键词
IoT security; false key-based masking; correlation power analysis attacks; wave dynamic differential logic; POWER ANALYSIS ATTACKS; INTERNET; COUNTERMEASURE; DESIGN;
D O I
10.1109/TCSI.2017.2702098
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A false key-based advanced encryption standard (AES) technique is proposed to prevent the stored secret key leaking from the substitution-box under correlation power analysis (CPA) attacks without significant power and area overhead. Wave dynamic differential logic (WDDL)-based XOR gates are utilized during the reconstruction stage to hide the intermediate data that may be highly correlated with the false key. After applying the false key and designing the reconstruction stage with the WDDL, the minimum measurement-to-disclose value for the proposed lightweight masked AES engine implementation becomes over 150 million against CPA attacks. As compared to an unprotected AES engine, the power, area, and performance overhead of the proposed AES implementation is negligible.
引用
收藏
页码:2934 / 2944
页数:11
相关论文
共 43 条
  • [1] Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits
    Alioto, Massimo
    Giancane, Luca
    Scotti, Giuseppe
    Trifiletti, Alessandro
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (02) : 355 - 367
  • [2] Benhadjyoussef N., 2012, 2012 International Conference on Communications and Information Technology (ICCIT), P124, DOI 10.1109/ICCITechnol.2012.6285774
  • [3] Design and validation through a frequency-based metric of a new countermeasure to protect nanometer ICs from side-channel attacks
    Bongiovanni, Simone
    Centurelli, Francesco
    Scotti, Giuseppe
    Trifiletti, Alessandro
    [J]. JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2015, 5 (04) : 269 - 288
  • [4] Bucci M, 2006, LECT NOTES COMPUT SC, V4249, P232
  • [5] Delay-Based Dual-Rail Precharge Logic
    Bucci, Marco
    Giancane, Luca
    Luzzi, Raimondo
    Scotti, Giuseppe
    Trifiletti, Alessandro
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1147 - 1153
  • [6] Gierlichs B., 2013, SECURITY PRIVACY APP
  • [7] Security evaluation of WDDL and SecLib countermeasures against power attacks
    Guilley, Sylvain
    Sauvage, Laurent
    Hoogvorst, Philippe
    Pacalet, Renaud
    Bertoni, Guido Marco
    Chaudhuri, Sumanta
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (11) : 1482 - 1497
  • [8] Hajra S, 2014, LECT NOTES COMPUT SC, V8469, P420
  • [9] Howe R.T., 1996, MICROELECTRONICS INT, V1st
  • [10] AES-based security coprocessor IC in 0.18-μm CMOS with resistance to differential power analysis side-channel attacks
    Hwang, DD
    Tiri, K
    Hodjat, A
    Lai, BC
    Yang, SL
    Schallmont, P
    Verbauwhede, I
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 781 - 791