Mixed-mode temperature modeling of full-chip based on individual non-isothermal device operations

被引:6
作者
Akturk, A [1 ]
Goldsman, N
Parker, L
Metze, G
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
[2] Lab Phys Sci, College Pk, MD 20742 USA
关键词
full-chip heating; non-isothermal MOSFET operation; thermal analysis;
D O I
10.1016/j.sse.2005.04.019
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report on a novel method for predicting the temperature profile of complex integrated circuits at the resolution of a single device. The proposed new modeling method establishes the necessary link between full-chip heating and non-isothermal device operation for resolving effects of the individual devices on the overall full-chip heating. The technique accounts for the application specific activity levels and the layout replacements of individual devices. We use a lumped full-chip heating model that has thermal resistances and capacitances determined by the layout design, and heat sources that are set according to the operation statistics of devices on the chip. To embed the effects of operation statistics for a given application, we use a Monte Carlo type methodology. We analyzed a Pentium III [http://www.intel.com] chip considering a realistic layout geometry and averaged activity statistics. Our analysis shows 43 and 33 K increases above the ambient for the peak and medium temperatures, respectively. (c) 2005 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1127 / 1134
页数:8
相关论文
共 18 条
[1]  
AKTURK A, 2000, 3 IEEE C NAN, P24
[2]  
AKTURK A, 2003, SIMULATION SEMICONDU, P311
[3]  
AKTURK A, 2003, ISDRS, P508
[4]   3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration [J].
Banerjee, K ;
Souri, SJ ;
Kapur, P ;
Saraswat, KC .
PROCEEDINGS OF THE IEEE, 2001, 89 (05) :602-633
[5]  
Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
[6]  
Dengi EA, 1997, DES AUT CON, P127, DOI 10.1145/266021.266048
[7]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[8]  
Gelsinger P., 2001, IEEE INT SOL STAT CI, P22
[9]  
Huang CK, 2001, SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, P148
[10]   ELECTROTHERMAL SIMULATION OF INTEGRATED-CIRCUITS [J].
LEE, SS ;
ALLSTOT, DJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) :1283-1293