Towards the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture

被引：0

作者：

Lopez, S. ^{[1
,2
]}

Kanstein, A. ^{[3
]}

Lopez, J. F. ^{[1
,2
]}

Berekovic, M. ^{[4
]}

Sarmiento, R. ^{[1
,2
]}

Mignolet, J. -Y. ^{[4
]}

机构：

[1] Univ Las Palmas Gran Canaria, DIEA, E-35017 Las Palmas Gran Canaria, Spain

[2] Univ Las Palmas Gran Canaria, Inst Appl Microelect IUMA, E-35017 Las Palmas Gran Canaria, Spain

[3] Freescale Inc, Toulouse, France

[4] IMEC, Leuven, Belgium

来源：

VLSI CIRCUITS AND SYSTEMS III | 2007年 / 6590卷

关键词：

H.264/AVC; reconfigurable architecture; coarse-grained array; motion compensation; adaptive deblocking filter; ADRES; DRESC;

D O I：

10.1117/12.722042

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The decoding of a H.264/AVC bitstream represents a complex and time-consuming task. Due to this reason, efficient implementations in terms of performance and flexibility are mandatory for real time applications. In this sense, the mapping of the motion compensation and deblocking filtering stages onto a coarse-grained reconfigurable architecture named ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is presented in this paper. The results obtained show a considerable reduction in the number of cycles and memory accesses needed to perform the motion compensation as well as an increase in the degree of parallelism when compared with an implementation on a Very Long Instruction Word (VLIW) dedicated processor.

引用

页数：10

共 50 条

[31] An efficient architecture for hardware implementation of H.264/AVC deblocking filtering
Tobajas, Felix
Callico, Gustavo
Perez, Pedro A.
De Armas, Valentin
Sarmiento, Roberto
2008 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2008, : 418 - 419
[32] A Highly Efficient VLSI Architecture for H.264/AVC Level 5.1 CABAC Decoder
Liao, Yuan-Hsin
Li, Gwo-Long
Chang, Tian-Sheuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2012, 22 (02) : 272 - 281
[33] H.264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture
Ganesan, Mahendra Kumar A. Ngamuthu
Singh, Sundeep
May, Frank
Becker, Jfirgen
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 467 - 471
[34] Fast deblocking filter with highly parallel and pipelined architecture for H.264/AVC decoder
Meng, N.
Zhang, Q. H.
IMAGING SCIENCE JOURNAL, 2011, 59 (05): : 274 - 277
[35] Memory cache based motion compensation architecture for HDTV H.264/AVC decoder
Li, Yu
Qu, Yanmei
He, Yun
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2906 - 2909
[36] The architecture of fast h.264 CAVLC decoder and its FPGA implementation
George, Tony Gladvin
Malmurugan, N.
2007 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, VOL II, PROCEEDINGS, 2007, : 389 - +
[37] High Performance VLSI Implementation of CAVLC Decoder of H.264/AVC for HD Transmission
Mukherjee, Rohan
Mahajan, Vikrant
Chakrabarti, Indrajit
Sengupta, Somnath
2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
[38] Real-time H.264/AVC decoder implementation on PXA270
Ye, Xien
Zhou, Haiyong
Tao, Weijiong
2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 819 - +
[39] Power-efficient VLSI implementation of BitStream parsing in H.264/AVC decoder
Xu, Ke
Choy, Chiu-Sing
Chan, Cheong-Fat
Pun, Kong-Pong
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5339 - +
[40] VLSI Implementation of CAVLC Decoder with Power Optimized for H.264/AVC Video Decoding
Chen Guanghua
Liu Ming
Zhu Jingming
Ma Shiwei
Zeng Weimin
ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 422 - +

← 1 2 3 4 5 →