EKV3 parameter extraction and characterization of 90nm RF-CMOS technology

被引：0
|
作者：
Yoshitomi, S.
Bazigos, A.
Bucher, M.
机构：
来源：
MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems: | 2007年
关键词：
EKV3; model; compact modelling; RF CMOS; RF parasitics; parameter extraction; scaling;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
EKV3 is a circuit-design-oriented compact MOSFET model for analog/RF IC design. The paper presents parameter extraction guidelines and modelling using EKV3 for TOSHIBA's 90nm RF-CMOS technology covering DC, CV and RF (S-parameter) and temperature scalability. RF verification was done by the use of multi-finger MOSFETs with many variations of gate length, width of unit fingers and number of fingers. A scalable RF model was successfully created. Extraction of RF parasitics and their scaling with RF layout is investigated. The EKV3 model successfully predicted high-frequency behaviour of 90nm CMOS up to 20GHz over a wide range of bias conditions.
引用
收藏
页码：74 / 79
页数：6
相关论文
共 50 条
  • [41] A 6-9GHz WiMedia UWB RF transmitter in 90nm CMOS
    Zhang, Zisan
    Mertens, Koen
    Tiebout, Marc
    Ek, Staffan
    Marsili, Stefano
    Matveev, Denis
    Sandner, Christoph
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 31 - 34
  • [42] Predictive compact modeling of NQS effects and thermal noise in 90nm mixed-signal/RF CMOS technology
    Shih, WK
    Mudanai, S
    Rios, R
    Packan, P
    Becher, D
    Basco, R
    Hung, C
    Jalan, U
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 747 - 750
  • [43] Performance Analysis and Simulation of Spiral and Active Inductor in 90nm CMOS Technology
    Sayem, Ahmed S.
    Rashid, Sakera
    Akter, Sohely
    Faruqe, Omar
    Hossam-E-Haider, Md
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 570 - 575
  • [44] Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology
    Mistry, K
    Armstrong, M
    Auth, C
    Cea, S
    Coan, T
    Ghani, T
    Hoffmann, T
    Murthy, A
    Sandford, J
    Shaheed, R
    Zawadzki, K
    Zhang, K
    Thompson, S
    Bohr, M
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 50 - 51
  • [45] An Ultra Low Voltage, Low Power, Fully Integrated VCO for GPS in 90 nm RF-CMOS
    L. Aspemyr
    D. Linten
    Analog Integrated Circuits and Signal Processing, 2006, 46 : 57 - 63
  • [46] Voltage Clamping Requirements for ESD Protection of Inputs in 90nm CMOS Technology
    Lee, Jeffrey
    Rosenbaum, Elyse
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 50 - 58
  • [47] Design and Challenges of Passive UHF RFID Tag in 90nm CMOS Technology
    Hong, Yang
    Chan, Chi Fat
    Guo, Jianping
    Ng, Yuen Sum
    Shi, Weiwei
    Ho, Marco
    Leung, Lai Kan
    Leung, Ka Nang
    Choy, Chiu Sing
    Pun, Kong Pang
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 69 - 72
  • [48] A 60GHz fully differential LNA in 90nm CMOS technology
    Malignaggi, Andrea
    Hamidian, Amin
    Boeck, Georg
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2014, 6 (02) : 109 - 113
  • [49] Implementation of STDP for Spintronics based SNN using 90nm CMOS Technology
    Kuruvithadam, Rose Mary
    Nalesh, S.
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [50] Monolithically Integrated Silicon Nanophotonics Receiver in 90nm CMOS Technology Node
    Assefa, Solomon
    Pan, Huapu
    Shank, Steven
    Green, William M. J.
    Rylyakov, Alexander
    Schow, Clint
    Khater, Marwan
    Kamlapurkar, Swetha
    Kiewra, Edward
    Reinholm, Carol
    Topuria, Teya
    Rice, Philip
    Baks, Christian
    Vlasov, Yurii
    2013 OPTICAL FIBER COMMUNICATION CONFERENCE AND EXPOSITION AND THE NATIONAL FIBER OPTIC ENGINEERS CONFERENCE (OFC/NFOEC), 2013,
12345