EKV3 parameter extraction and characterization of 90nm RF-CMOS technology

被引：0
|
作者：
Yoshitomi, S.
Bazigos, A.
Bucher, M.
机构：
来源：
MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems: | 2007年
关键词：
EKV3; model; compact modelling; RF CMOS; RF parasitics; parameter extraction; scaling;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
EKV3 is a circuit-design-oriented compact MOSFET model for analog/RF IC design. The paper presents parameter extraction guidelines and modelling using EKV3 for TOSHIBA's 90nm RF-CMOS technology covering DC, CV and RF (S-parameter) and temperature scalability. RF verification was done by the use of multi-finger MOSFETs with many variations of gate length, width of unit fingers and number of fingers. A scalable RF model was successfully created. Extraction of RF parasitics and their scaling with RF layout is investigated. The EKV3 model successfully predicted high-frequency behaviour of 90nm CMOS up to 20GHz over a wide range of bias conditions.
引用
收藏
页码：74 / 79
页数：6
相关论文
共 50 条
  • [31] Design and Analysis of Charge Pump for PLL at 90nm CMOS Technology
    Chandra, Ravi
    Anurag
    2015 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ENGINEERING & COMPUTATIONAL SCIENCES (RAECS), 2015,
  • [32] Understanding stress enhanced performance in intel 90nm CMOS technology
    Giles, MD
    Armstrong, M
    Auth, C
    Cea, SM
    Ghani, T
    Hoffman, T
    Kotlyar, R
    Matagne, P
    Mistry, K
    Nagisetty, R
    Obradovic, B
    Shaheed, R
    Shifren, L
    Stettler, M
    Tyagi, S
    Wang, X
    Weber, C
    Zawadzki, K
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 118 - 119
  • [33] Power-delay metrics revisited for 90nm CMOS technology
    Sengupta, D
    Saleh, R
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 291 - 296
  • [34] 90nm node RF CMOS technology with latch-up immunity on high-resistivity substrate
    Momo, N.
    Higashi, Y.
    Oda, M.
    Matsuzawa, K.
    Kokubun, K.
    Ohguro, T.
    Momose, H. S.
    Toyoshima, Y.
    2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 65 - +
  • [35] 1.2-V 5.8-GHz 90nm CMOS RF Power Amplifier Parameter Enhancement Techniques
    dela Cruz, Sherlyn C.
    Roque, Christian Raymund K.
    Alarcon, Louis P.
    2014 IEEE REGION 10 SYMPOSIUM, 2014, : 287 - 292
  • [36] Parameter Extraction for a Simplified EKV-model in a 28nm FDSOI Technology
    Bajer, Konstantin
    Paul, Steffen
    Peters-Drolshagen, Dagmar
    PROCEEDINGS OF 2020 27TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES), 2020, : 45 - 49
  • [37] Characterization of 6T CMOS SRAM in 90nm Technology for Various Leakage Reduction Techniques
    Chauhan, Ankita
    Chauhan, D. S.
    Sharan, Neha
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [38] High-Q on-chip inductors using thin-film wafer level packaging technology demonstrated on a 90nm RF-CMOS 5GHz VCO
    Sun, X.
    Linten, D.
    Dupuis, O.
    Carchon, G.
    Soussan, P.
    Decoutere, S.
    De Raedt, W.
    35TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2005, : 77 - 80
  • [39] Electrical characterization by sub-micron probing technique on 90nm CMOS technology for failure analysis
    Giret, C
    Faure, D
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 271 - 274
  • [40] Record RF performance of standard 90 nm CMOS technology
    Tiemeijer, LF
    Havens, RJ
    de Kort, R
    Scholten, AJ
    van Langevelde, R
    Klaassen, DBM
    Sasse, GT
    Bouttement, Y
    Petot, C
    Bardy, S
    Gloria, D
    Scheer, P
    Boret, S
    Van Haaren, B
    Clement, C
    Larchanche, JF
    Lim, IS
    Zlotnicka, A
    Duvallet, A
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 441 - 444
12345