EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs

被引:12
作者
Mishra, Varun [1 ]
Verma, Yogesh Kumar [1 ]
Verma, Prateek Kishor [1 ]
Gupta, Santosh Kumar [1 ]
机构
[1] Motilal Nehru Natl Inst Technol Allahabad, Allahabad, Uttar Pradesh, India
关键词
Tunnel field-effect transistor (TFET); Gate-all-around (GAA); Dual-material GAA-TFET; Band-to-band tunneling (BTBT); Evanescent mode; THRESHOLD VOLTAGE MODEL; TRANSISTORS; MOSFETS;
D O I
10.1007/s10825-018-1250-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical model for the surface potential and drain current of dual-material gate-all-around tunnel field-effect transistors based on evanescent mode analysis (EMA) is introduced. In the EMA, the channel potential is a sum of the solutions of the one-dimensional (1D) Poisson equation and two-dimensional (2D) Laplace equation. The EMA is preferred over the parabolic approximation due to the invariance of the characteristic length (lambda) over the channel. The band-to-band tunneling rate is integrated over the tunneling volume to calculate the drain current. The accuracy of the model is evaluated by comparing it with results obtained from numerical simulations, revealing good agreement. The presented model could be easily integrated into commercial circuit simulators because of its accuracy and simplicity.
引用
收藏
页码:1596 / 1602
页数:7
相关论文
共 34 条
  • [21] Analytical Modeling and Simulation of Dual Material Double Gate All Around Tunnel Field Effect Transistor using MATLAB
    Bharathi, Helen Ramya R.
    Karthikeyan, P.
    2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
  • [22] 2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure
    Kumar, Sanjay
    Goel, Ekta
    Singh, Kunal
    Singh, Balraj
    Singh, Prince Kumar
    Baral, Kamalaksha
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) : 960 - 968
  • [23] A two-dimensional (2D) analytical surface potential and subthreshold current model for the underlap dual-material double-gate (DMDG) FinFET
    Narendar, Vadthiya
    Rai, Saurabh
    Tiwari, Siddharth
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (04) : 1316 - 1325
  • [24] Surface Potential Modeling of Graded-Channel Gate-Stack (GCGS) High-K Dielectric Dual-Material Double-Gate (DMDG) MOSFET and Analog/RF Performance Study
    Narendar, Vadthiya
    Girdhardas, Kalola Ankit
    SILICON, 2018, 10 (06) : 2865 - 2875
  • [25] Threshold voltage modeling of Gaussian-doped Dual work function Material Cylindrical Gate-all-around (CGAA) MOSFET considering the effect of temperature and fixed interface trapped charges
    Banerjee, Pritha
    Das, Jayoti
    MICROELECTRONICS JOURNAL, 2022, 120
  • [26] Width dependence of drain current and carrier mobility in gate-all-around multi-channel polycrystalline silicon nanowire transistors with 10nm width scale
    Jang, Ki-Hyun
    Saraya, Takuya
    Kobayashi, Masaharu
    Sawamoto, Naomi
    Ogura, Atsushi
    Hiramoto, Toshiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (02)
  • [27] A comprehensive physics based surface potential and drain current model for SiGe channel dual programmable FETs
    Pandey, Priyanka
    Kaur, Harsupreet
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (05)
  • [28] Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs
    Chen, Zhuojun
    Xiao, Yongguang
    Tang, Minghua
    Xiong, Ying
    Huang, Jianqiang
    Li, Jiancheng
    Gu, Xiaochen
    Zhou, Yichun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) : 3292 - 3298
  • [29] Potential-based threshold voltage and subthreshold swing models for junctionless double-gate metal-oxide-semiconductor field-effect transistor with dual-material gate
    Wang, Ping
    Zhuang, Yiqi
    Li, Cong
    Liu, Yuqi
    Jiang, Zhi
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2016, 29 (02) : 230 - 242
  • [30] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (01) : 45 - 52