EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs

被引:12
作者
Mishra, Varun [1 ]
Verma, Yogesh Kumar [1 ]
Verma, Prateek Kishor [1 ]
Gupta, Santosh Kumar [1 ]
机构
[1] Motilal Nehru Natl Inst Technol Allahabad, Allahabad, Uttar Pradesh, India
关键词
Tunnel field-effect transistor (TFET); Gate-all-around (GAA); Dual-material GAA-TFET; Band-to-band tunneling (BTBT); Evanescent mode; THRESHOLD VOLTAGE MODEL; TRANSISTORS; MOSFETS;
D O I
10.1007/s10825-018-1250-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical model for the surface potential and drain current of dual-material gate-all-around tunnel field-effect transistors based on evanescent mode analysis (EMA) is introduced. In the EMA, the channel potential is a sum of the solutions of the one-dimensional (1D) Poisson equation and two-dimensional (2D) Laplace equation. The EMA is preferred over the parabolic approximation due to the invariance of the characteristic length (lambda) over the channel. The band-to-band tunneling rate is integrated over the tunneling volume to calculate the drain current. The accuracy of the model is evaluated by comparing it with results obtained from numerical simulations, revealing good agreement. The presented model could be easily integrated into commercial circuit simulators because of its accuracy and simplicity.
引用
收藏
页码:1596 / 1602
页数:7
相关论文
共 34 条
  • [11] Analysis of short channel characteristics in graded channel dual-material elliptical gate-all-around (GC DM EGAA) MOSFET
    Banerjee, Pritha
    Sarkar, Subir Kumar
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (03)
  • [12] Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2599 - 2603
  • [13] Surface Potential and Drain Current Analytical Model of Gate All Around Triple Metal TFET
    Bagga, Navjeet
    Dasgupta, Sudeb
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (02) : 606 - 613
  • [14] An Analytical Drain Current Model for the Cylindrical Channel Gate-All-Around Heterojunction Tunnel FETs
    Keighobadi, Danial
    Mohammadi, Saeed
    Fathipour, Morteza
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (08) : 3646 - 3651
  • [15] Influence of localized Interface Charges on Drain Current of Dual-Material Double-Gate Tunnel FETs
    Kumar, Sanjay
    Baral, Kamlaksha
    Chander, Sweta
    Singh, P. K.
    Singh, Kunal
    Jit, Satyabrata
    2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [16] Analysis of ION and Ambipolar Current for Dual-Material Gate-Drain Overlapped DG-TFET
    Kumar, Sunil
    Raj, Balwinder
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2016, 11 (03) : 323 - 333
  • [17] ANN-Driven Modeling of Gate-All-Around Transistors Incorporating Complete Current Profiles
    Singhal, Anant
    Agarwal, Harshit
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2025, 24 : 110 - 114
  • [18] A Gate-All-Around In2O3 Nanoribbon FET With Near 20 mA/μm Drain Current
    Zhang, Zhuocheng
    Lin, Zehao
    Liao, Pai-Ying
    Askarpour, Vahid
    Dou, Hongyi
    Shang, Zhongxia
    Charnas, Adam
    Si, Mengwei
    Alajlouni, Sami
    Shakouri, Ali
    Wang, Haiyan
    Lundstrom, Mark
    Maassen, Jesse
    Ye, Peide D.
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (11) : 1905 - 1908
  • [19] Analytical Modeling of Dual Material Gate All Around Stack Architecture of Tunnel FET
    Balamurugan, N. B.
    Priya, G. Lakshmi
    Manikandan, S.
    Srimathi, G.
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 294 - 299
  • [20] Analytical Surface Potential and Drain Current Models of Dual-Metal-Gate Double-Gate Tunnel-FETs
    Prabhat, Vishwa
    Dutta, Aloke K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 2190 - 2196