EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs

被引:12
作者
Mishra, Varun [1 ]
Verma, Yogesh Kumar [1 ]
Verma, Prateek Kishor [1 ]
Gupta, Santosh Kumar [1 ]
机构
[1] Motilal Nehru Natl Inst Technol Allahabad, Allahabad, Uttar Pradesh, India
关键词
Tunnel field-effect transistor (TFET); Gate-all-around (GAA); Dual-material GAA-TFET; Band-to-band tunneling (BTBT); Evanescent mode; THRESHOLD VOLTAGE MODEL; TRANSISTORS; MOSFETS;
D O I
10.1007/s10825-018-1250-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical model for the surface potential and drain current of dual-material gate-all-around tunnel field-effect transistors based on evanescent mode analysis (EMA) is introduced. In the EMA, the channel potential is a sum of the solutions of the one-dimensional (1D) Poisson equation and two-dimensional (2D) Laplace equation. The EMA is preferred over the parabolic approximation due to the invariance of the characteristic length (lambda) over the channel. The band-to-band tunneling rate is integrated over the tunneling volume to calculate the drain current. The accuracy of the model is evaluated by comparing it with results obtained from numerical simulations, revealing good agreement. The presented model could be easily integrated into commercial circuit simulators because of its accuracy and simplicity.
引用
收藏
页码:1596 / 1602
页数:7
相关论文
共 34 条
  • [1] EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs
    Varun Mishra
    Yogesh Kumar Verma
    Prateek Kishor Verma
    Santosh Kumar Gupta
    Journal of Computational Electronics, 2018, 17 : 1596 - 1602
  • [2] Surface-Potential-Based Drain Current Model of Gate-All-Around Tunneling FETs
    Chen, Zhanhang
    Shan, Haoliang
    Ding, Ziyi
    Wu, Xia
    Cen, Xiaolin
    Ma, Xiaoyu
    Deng, Wanling
    Huang, Junkai
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 948 - 955
  • [3] Drain current modeling of proposed dual material elliptical Gate-All-Around heterojunction TFET for enhanced device performance
    Saha, Priyanka
    Sarkar, Subir Kumar
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 130 : 194 - 207
  • [4] Surface potential-based analysis of ferroelectric dual material gate all around (FE-DMGAA) TFETs
    Mishra, Varun
    Verma, Yogesh K.
    Gupta, Santosh K.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2020, 33 (04)
  • [5] Analytical modeling of a dual-material graded-channel cylindrical gate-all-around FET to minimize the short-channel effects
    Mudidhe, Praveen Kumar
    Nistala, Bheema Rao
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2023, 22 (01) : 199 - 208
  • [6] Investigation of Localized Charges and Temperature Effect on Device Performance of Ferroelectric Dual Material Gate All Around TFETs
    Mishra, Varun
    Verma, Yogesh Kumar
    Gupta, Santosh Kumar
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (02) : 161 - 168
  • [7] Performance Analysis and Investigation of Subthreshold Short-Channel Behavior of a Dual-Material Elliptical Gate-All-Around MOSFET
    Banerjee, Pritha
    Sarkar, Subir Kumar
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (05) : 3270 - 3275
  • [8] Analytical Modeling of Gate Capacitance and Drain Current of Gate-all-around InxGa1-xAs Nanowire MOSFET
    Khan, Saeed Uz Zaman
    Hossain, Md. Shafayat
    Hossen, Md. Obaidul
    Rahman, Fahim Ur
    Zaman, Rifat
    Khosru, Quazi D. M.
    2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 89 - 93
  • [9] Potential and Drain Current Modeling of Gate-All-Around Tunnel FETs Considering the Junctions Depletion Regions and the Channel Mobile Charge Carriers
    Khaveh, Hamid Reza Tajik
    Mohammadi, Saeed
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) : 5021 - 5029
  • [10] Analytical modeling on the drain current characteristics of gate-all-around TFET with the incorporation of short-channel effects
    Xu, Wanjie
    Wong, Hei
    Iwai, Hiroshi
    Liu, Jun
    Qin, Pei
    SOLID-STATE ELECTRONICS, 2017, 138 : 24 - 29