High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers

被引：27
|
作者：
Lee, D. [1 ]
Han, G. [1 ]
机构：
[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul 120749, South Korea
来源：
ELECTRONICS LETTERS | 2007年 / 43卷 / 24期
关键词：
D O I：
10.1049/el:20072490
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A high-speed, low-power correlated double sampling counter for column parallel CMOS imagers is proposed. Unlike a conventional up/down counter, the proposed counter performs correlated double sampling using a two's complement arithmetic. The proposed counter can be implemented using only 16 transistors per bit. Simulation results show 32% reduction of power consumption and 2.4 times improvement of maximum speed over a conventional up/down counter.
引用
收藏
页码：1362 / 1364
页数：3
相关论文
共 50 条
  • [21] Low-Power Column-Parallel ADC for CMOS Image Sensor by Leveraging Spatial Likelihood in Natural Scene
    Liu, Lifen
    Yu, Hang
    Chen, Shoushun
    2014 IEEE SENSORS, 2014,
  • [22] Column-Parallel Correlated Multiple Sampling Circuits for CMOS Image Sensors and Their Noise Reduction Effects
    Suh, Sungho
    Itoh, Shinya
    Aoyama, Satoshi
    Kawahito, Shoji
    SENSORS, 2010, 10 (10) : 9139 - 9154
  • [23] Challenges in implementing high-speed, low-power ADCs in CMOS
    Kull, Lukas
    2015 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2015,
  • [24] HIGH-SPEED LOW-POWER CMOS STATIC RAMs.
    Yasui, Tokumasa
    Matsuhara, Toshiaki
    Minato, Osamu
    Hitachi Review, 1980, 29 (03): : 109 - 114
  • [25] Analysis and design of high-speed and low-power CMOS PLAs
    Wang, JS
    Chang, CR
    Yeh, CW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (08) : 1250 - 1262
  • [26] Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme
    Tang, Fang
    Chen, Denis Guangyin
    Wang, Bo
    Bermak, Amine
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2561 - 2566
  • [27] HIGH-SPEED LOW-POWER SILICON MESFET PARALLEL MULTIPLIERS
    HARTGRING, CD
    ROSARIO, BA
    PICKETT, JM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (01) : 69 - 73
  • [28] High-speed and low-power design of parallel turbo decoder
    He, ZY
    Roy, S
    Fortier, P
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6018 - 6021
  • [29] A Low-Power Column-Parallel Gain-Adaptive Single-Slope ADC for CMOS Image Sensors
    Wei, Jingwei
    Li, Xuan
    Sun, Lei
    Li, Dongmei
    ELECTRONICS, 2020, 9 (05)
  • [30] A Low-power Column-parallel ΣΔ ADC with Shared OTAs for CMOS Image Sensor in 40-nm Process
    Yao, Wenbo
    Li, Xiaotian
    Zeng, Linghui
    Yang, Tongbei
    Wang, Zhongjie
    Tang, Fang
    2022 6TH INTERNATIONAL CONFERENCE ON IMAGING, SIGNAL PROCESSING AND COMMUNICATIONS, ICISPC, 2022, : 116 - 119
12345