Low-power logic synthesis algorithm using multiple partitioning under delay constraints

被引：2
|
作者：
Choi, IS [1 ]
Hwang, SY [1 ]
机构：
[1] Sogang Univ, Dept Elect Engn, Seoul, South Korea
来源：
ELECTRONICS LETTERS | 1999年 / 35卷 / 07期
关键词：
D O I：
10.1049/el:19990409
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A synthesis algorithm is proposed for the design of a low power combinational circuit under delay constraints. The algorithm partitions a given circuit into several subcircuits, such that only one selected subcircuit is activated at a time, hence reducing unnecessary signal transitions. Experimental results show that the proposed algorithm is efficient for designing low power CMOS digital circuits.
引用
收藏
页码：558 / 560
页数：3
相关论文
共 50 条
  • [1] Circuit partitioning algorithm for low-power design under area constraints using simulated annealing
    Choi, IS
    Hwang, SY
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (01): : 8 - 15
  • [2] Towards low-power synthesis: A common sub-expression extraction algorithm under delay constraints
    Amer, I
    Badawy, W
    Mudawwar, M
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 704 - 707
  • [3] Partitioning-based algorithm for synthesis of low-power combinational circuits
    Electron Lett, 22 (2041-2043):
  • [4] Partitioning-based algorithm for synthesis of low-power combinational circuits
    Choi, IS
    Kim, H
    Seo, DW
    Hwang, SY
    ELECTRONICS LETTERS, 1996, 32 (22) : 2041 - 2043
  • [5] A circuit partitioning algorithm under path delay constraints
    Minami, J
    Koide, T
    Wakabayashi, S
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 113 - 116
  • [6] A recursive algorithm for low-power memory partitioning
    Benini, L
    Macii, A
    Poncino, M
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 78 - 83
  • [7] Recursive algorithm for low-power memory partitioning
    Universita di Bologna, Bologna, Italy
    Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 78 - 83
  • [8] Low power logic synthesis under a general delay model
    Narayanan, U
    Pan, PC
    Liu, CL
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 209 - 214
  • [9] Logic transformation for low-power synthesis
    Kim, KW
    Kim, T
    Hwang, TT
    Kang, SM
    Liu, CL
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 265 - 283
  • [10] Low-power driven logic synthesis using accurate power estimation technique
    Patil, P
    Chou, TL
    Roy, K
    Rabindra, R
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 179 - 184
12345