共 15 条
[2]
Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling
[J].
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS,
2001,
:195-198
[3]
CHARLET F, 2000, ICARE 3 D CAPACITANC
[5]
Transmission line design of Clock Trees
[J].
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS,
2002,
:334-340
[6]
A 600MHz superscalar RISC microprocessor with out-of-order execution
[J].
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS,
1997, 40
:176-177
[8]
GROVER FW, 1945, INDUCTANCE CALCULATI
[10]
Jackson J.D., 2001, Classical Electrodynmaics, VThird