Design of maximum-efficiency integrated voltage doubler

被引:4
作者
Cabrini, A. [1 ]
Gobbi, L. [1 ]
Torelli, G. [1 ]
机构
[1] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
来源
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11 | 2007年
关键词
D O I
10.1109/ISCAS.2007.378399
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, an algorithm and the analytical expressions to be used for the design of maximum-efficiency integrated charge pumps based on the voltage doubler architecture are presented. Starting from basic considerations on charge transfer, the proposed methodology allows adequate choice of the stage number and of the size of all charge pump elements, namely, capacitors, transfer switches, and phase drivers. The whole design flow ensures the target output voltage and output current values to be achieved taking the parasitic elements (capacitances and switch on-resistances) into account. The proposed design strategy was implemented in C#(R) environment, thus allowing an automated CP design.
引用
收藏
页码:317 / 320
页数:4
相关论文
共 7 条
[1]   Efficiency comparison between doubler and Dickson charge pumps [J].
Baderna, D ;
Cabrini, A ;
Torelli, G ;
Pasotti, M .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :1891-1894
[2]  
CABRINI A, 2005, P EUR C CIRC THEOR D, V2, P35
[3]   ON-CHIP HIGH-VOLTAGE GENERATION IN MNOS INTEGRATED-CIRCUITS USING AN IMPROVED VOLTAGE MULTIPLIER TECHNIQUE [J].
DICKSON, JF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :374-378
[4]   A high-efficiency CMOS voltage doubler [J].
Favrat, P ;
Deval, P ;
Declercq, MJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) :410-416
[5]   Negative heap pump for low voltage operation flash memory [J].
Mihara, M ;
Terada, Y ;
Yamada, M .
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, :76-77
[6]   Charge-pump circuits: Power-consumption optimization [J].
Palumbo, G ;
Pappalardo, D ;
Gaibotti, M .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2002, 49 (11) :1535-1542
[7]   A 5-V-ONLY OPERATION 0.6-MU-M FLASH EEPROM WITH ROW DECODER SCHEME IN TRIPLE-WELL STRUCTURE [J].
UMEZAWA, A ;
ATSUMI, S ;
KURIYAMA, M ;
BANBA, H ;
IMAMIYA, K ;
NARUKE, K ;
YAMADA, S ;
OBI, E ;
OSHIKIRI, M ;
SUZUKI, T ;
TANAKA, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) :1540-1546