300 mm wafer-level hybrid bonding for Cu/interlayer dielectric bonding in vacuum

被引:19
作者
Fujino, Masahisa [1 ]
Takahashi, Kenji [1 ]
Araga, Yuuki [1 ]
Kikuchi, Katsuya [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, AIST Tsukuba Cent 1, Nanoelect Res Inst NeRI, Umezono 1-1-1, Tsukuba, Ibaraki 3058560, Japan
关键词
SURFACE-ROUGHNESS; SILICON-WAFERS; ROOM;
D O I
10.7567/1347-4065/ab4b2b
中图分类号
O59 [应用物理学];
学科分类号
摘要
Wafer bonding technology is one of the key technologies for high-density three-dimensional integration. We demonstrated 300 mm wafer-level hybrid bonding with Cu and an interlayer dielectric (ILD) layer with the design of 1 x 1 mu m(2) pads with 2 mu m pitch. In this sequence of the bonding process, the structure of Cu bonding pads was controlled to be precisely convex to the ILD layer by chemical-mechanical polishing. Then the bonding process was performed in vacuum. Lastly, the bonded wafers were annealed at 200 degrees C for the postannealing process. As a result, hybrid wafer bonding with few voids was successfully accomplished. (C) 2019 The Japan Society of Applied Physics
引用
收藏
页数:8
相关论文
共 33 条
[1]  
[Anonymous], 2008, 2008 IEEE INT EL DEV, DOI DOI 10.1109/IEDM.2008.4796734
[2]  
[Anonymous], 2017, P IEEE SOI 3D SUBTHR
[3]  
Arnaud L, 2018, INT RELIAB PHY SYM
[4]  
Beyne E, 2017, INT EL DEVICES MEET
[5]   Post-Cu CMP cleaning for colloidal silica abrasive removal [J].
Chen, PL ;
Chen, JH ;
Tsai, MS ;
Dai, BT ;
Yeh, CF .
MICROELECTRONIC ENGINEERING, 2004, 75 (04) :352-360
[6]  
Dragoi V., 2006, ECS Transactions, V3, P147, DOI DOI 10.1149/1.2357064
[7]   Investigation of barrier and slurry effects on the galvanic corrosion of copper [J].
Ernur, D ;
Kondo, S ;
Shamiryan, D ;
Maex, K .
MICROELECTRONIC ENGINEERING, 2002, 64 (1-4) :117-124
[8]  
Fujino M, 2019, PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), P44, DOI [10.23919/LTB-3D.2019.8735413, 10.23919/ltb-3d.2019.8735413]
[9]   Surface activated bonding between bulk single crystal diamond and bulk aluminum [J].
Fujino, Masahisa ;
Hosoda, Naoe ;
Suga, Tadatomo ;
Ishikawa, Nobuhiro ;
Kuwayama, Naoki .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (08)
[10]   Triple-chip stacked CSP [J].
Fukui, Y ;
Yano, Y ;
Juso, H ;
Matsune, Y ;
Miyata, K ;
Narai, A ;
Sota, Y ;
Takeda, Y ;
Fujita, K ;
Kada, M .
50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, :385-389