Leakage current reduction in 80 nm biaxially strained Si nMOSFETs on in-situ doped SiGe virtual substrates

被引:2
作者
Hallstedt, J. [1 ]
Malm, B. G. [1 ]
Hellostrom, P. -E. [1 ]
Ostling, M. [1 ]
Oehme, M. [2 ]
Werner, J. [2 ]
Lyutovicb, K. [2 ]
Kasper, E. [2 ]
机构
[1] Royal Inst Technol, Sch Informat & Communicat Technol, KTH, Isafjordsgatan 22, S-16440 Kista, Sweden
[2] Univ Stuttgart, Inst Halbleitertechnik, Stuttgart, Germany
来源
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2007年
关键词
D O I
10.1109/ESSDERC.2007.4430942
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a comprehensive study of biaxially strained (up to similar to 3 GPa stress) Si nMOSFETs down to 80 nm gatelength. Well behaved 80 nm devices with expected strain-induced electrical enhancement were demonstrated. Special emphasis was put on investigation of substrate junction leakage and source to drain leakage. In-situ doped wells and channel profiles demonstrated superior substrate junction leakage for the relaxed SiGe substrates compared to conventional implantation. The source to drain leakage in 80 nm devices was effectively reduced by increment of channel doping and rotation of the channel direction.
引用
收藏
页码:319 / +
页数:2
相关论文
共 13 条
  • [1] INTRINSIC OPTICAL ABSORPTION IN GERMANIUM-SILICON ALLOYS
    BRAUNSTEIN, R
    MOORE, AR
    HERMAN, F
    [J]. PHYSICAL REVIEW, 1958, 109 (03): : 695 - 710
  • [2] Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates
    Currie, MT
    Leitz, CW
    Langdo, TA
    Taraschi, G
    Fitzgerald, EA
    Antoniadis, DA
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (06): : 2268 - 2279
  • [3] Influence of dislocations in strained Si/relaxed SiGe layers on n+/p-junctions in a metal-oxide-semiconductor field-effect transistor technology -: art. no. 192112
    Eneman, G
    Simoen, E
    Delhougne, R
    Verheyen, P
    Loo, R
    De Meyer, K
    [J]. APPLIED PHYSICS LETTERS, 2005, 87 (19) : 1 - 3
  • [4] Analysis of the leakage current origin in thin strain relaxed buffer substrates
    Eneman, G
    Simoen, E
    Delhougne, R
    Verheyen, P
    Simons, V
    Loo, R
    Caymax, M
    Claeys, C
    Vandervorst, W
    De Meyer, K
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2006, 153 (05) : G379 - G384
  • [5] FIORENZA JG, 2004, ANN P REL PHYS S, P493
  • [6] A robust spacer gate process for deca-nanometer high-frequency MOSFETs
    Hallstedt, J
    Hellström, PE
    Zhang, Z
    Malm, BG
    Edholm, J
    Lu, J
    Zhang, SL
    Radamson, HH
    Östling, M
    [J]. MICROELECTRONIC ENGINEERING, 2006, 83 (03) : 434 - 439
  • [7] Jan CH, 2005, INT EL DEVICES MEET, P65
  • [8] Strain adjustment with thin virtual substrates
    Kasper, E
    Lyutovich, K
    [J]. SOLID-STATE ELECTRONICS, 2004, 48 (08) : 1257 - 1263
  • [9] Strained-silicon MOSFETs for analog applications: Utilizing a supercritical-thickness strained layer for low leakage current and high breakdown voltage
    Kondo, M
    Sugii, N
    Miyamoto, M
    Hoshino, Y
    Hatori, M
    Hirasawa, W
    Kimura, Y
    Kimura, S
    Kondo, Y
    Yoshida, I
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1226 - 1234
  • [10] Strained silicon on ultrathin silicon-germanium virtual substrates
    Lyutovich, K
    Kasper, E
    Oehme, M
    Werner, J
    Perova, T
    [J]. GETTERING AND DEFECT ENGINEERING IN SEMICONDUCTOR TECHNOLOGY XI, 2005, 108-109 : 463 - 468