Parameter Extraction Procedure for Vertical SiC Power JFET

被引:13
作者
Grekov, Alexander E. [1 ]
Chen, Zhiyang [1 ]
Fu, Ruiyun [1 ]
Hudgins, Jerry L. [2 ]
Mantooth, H. Alan [3 ]
Sheridan, David C. [4 ]
Casady, Jeff [4 ]
Santi, Enrico [1 ]
机构
[1] Univ S Carolina, Columbia, SC 29208 USA
[2] Univ Nebraska, Lincoln, NE 68588 USA
[3] Univ Arkansas, Fayetteville, AR 72701 USA
[4] SemiSouth Labs Inc, Starkville, MS 39759 USA
基金
美国国家科学基金会;
关键词
Junction field-effect transistor (JFET) switches; parameter extraction; power semiconductor devices; silicon carbide JFETs; MESFETS;
D O I
10.1109/TIA.2011.2155018
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A practical parameter extraction procedure for a power silicon carbide (SiC) junction field-effect transistor (JFET) is presented. The carrier mobility and carrier concentration are very important parameters, strongly affecting the device current capability and dynamic characteristics for a given design. When modeling JFETs, the values of these parameters are usually based on assumptions and given by a vendor in a range. As a result, model accuracy is compromised. In this paper, a step-by-step parameter extraction procedure is described that includes the extraction of mobility and carrier concentration in the channel and drift regions based on knowledge of device geometrical parameters. For the first time, carrier mobilities in the channel and drift regions of a power JFET are extracted individually. It is found that channel and drift region mobilities can be very different for a given device since they are strongly dependent on the fabrication process. The separate extraction of these two mobilities can also improve model accuracy in the case of imperfect knowledge of the device geometry. The developed procedure includes the extraction of empirical parameters describing the temperature dependence of mobilities in the channel and drift regions. A simple static I-V characterization and C-V measurements are the only measurements required for the parameter extraction. In this paper, the procedure is experimentally validated for both normally off (enhancement mode) and normally on (depletion mode) JFETs.
引用
收藏
页码:1862 / 1871
页数:10
相关论文
共 11 条
  • [1] [Anonymous], 2008, IEEE IAS 08 OCT 5 9
  • [2] Carrier lifetime investigation in 4H-SiC grown by CVD and sublimation epitaxy
    Grivickas, P
    Galeckas, A
    Linnros, J
    Syväjärvi, M
    Yakimova, R
    Grivickas, V
    Tellefsen, JA
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2001, 4 (1-3) : 191 - 194
  • [3] Reduction of doping and trap concentrations in 4H-SiC epitaxial layers grown by chemical vapor deposition
    Kimoto, T
    Nakazawa, S
    Hashimoto, K
    Matsunami, H
    [J]. APPLIED PHYSICS LETTERS, 2001, 79 (17) : 2761 - 2763
  • [4] MIHAILA A, 2005, P 28 INT CAS, V2, P349
  • [5] An analytical model for SiC MESFETs
    Murray, SP
    Roenker, KP
    [J]. SOLID-STATE ELECTRONICS, 2002, 46 (10) : 1495 - 1505
  • [6] A review of recent MOSFET threshold voltage extraction methods
    Ortiz-Conde, A
    Sánchez, FJG
    Liou, JJ
    Cerdeira, A
    Estrada, M
    Yue, Y
    [J]. MICROELECTRONICS RELIABILITY, 2002, 42 (4-5) : 583 - 596
  • [7] Physics-based numerical modeling and characterization of 6H-silicon-carbide metal-oxide-semiconductor field-effect transistors
    Powell, SK
    Goldsman, N
    McGarrity, JM
    Bernstein, J
    Scozzie, CJ
    Lelis, A
    [J]. JOURNAL OF APPLIED PHYSICS, 2002, 92 (07) : 4053 - 4061
  • [8] Schroder D. K., 2005, Semiconductor material and device characterization
  • [9] Sze S.M., 2013, SEMICONDUCTOR DEVICE
  • [10] 4H-SiC planar MESFETs on high-purity semi-insulating substrates
    Yim, Jeong Hyuk
    Song, Ho Keun
    Moon, Jeong Hyun
    Seo, Han Seok
    Lee, Jong Ho
    Na, Hoon Joo
    Lee, Jae Bin
    Kim, Hyeong Joon
    [J]. SILICON CARBIDE AND RELATED MATERIALS 2006, 2007, 556-557 : 763 - +