Novel Vertical Channel-All-Around (CAA) In-Ga-Zn-O FET for 2T0C-DRAM With High Density Beyond 4F2 by Monolithic Stacking

被引:103
作者
Duan, Xinlv [1 ,2 ]
Huang, Kailiang [3 ]
Feng, Junxiao [3 ]
Niu, Jiebin [1 ,2 ]
Qin, Haibo [1 ,2 ,3 ]
Yin, Shihui [3 ]
Jiao, Guangfan [3 ]
Leonelli, Daniele [3 ]
Zhao, Xiaoxuan [3 ]
Wang, Zhaogui [3 ]
Jing, Weiliang [3 ]
Wang, Zhengbo [3 ]
Wu, Ying [3 ]
Xu, Jeffrey [3 ]
Chen, Qian [1 ,2 ]
Chuai, Xichen [1 ,2 ]
Lu, Congyan [1 ,2 ]
Wang, Wenwu [1 ,2 ]
Yang, Guanhua [1 ,2 ]
Geng, Di [1 ,2 ]
Li, Ling [1 ,2 ]
Liu, Ming [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Device & Integrated Technol, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[3] Huawei Technol Co Ltd, Shenzhen 518129, Peoples R China
基金
中国国家自然科学基金;
关键词
4F(2) bit cell; dynamic random access memory (DRAM); In-Ga-Zn-O (IGZO); plasma-enhanced atomic layer deposition (PEALD); ATOMIC-LAYER; TRANSISTORS; TEMPERATURE; PERFORMANCE; PEALD;
D O I
10.1109/TED.2022.3154693
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, we propose a stackable vertical channel-all-around (CAA) In-Ga-Zn-O field-effect transistor (IGZO FET) for high-density 4F(2) and long-retention 2T0C dynamic random access memory (DRAM) application. The device is fabricated in a back-end-of-line (BEOL) compatible process flow where the channel and gate-stack are deposited by plasma-enhanced atomic layer deposition (PEALD). The impact of IGZO cycle ratio and plasma power on the device's electrical performance is studied. An optimized 50-nm channel-length CAA IGZO FET achieved I-ON > 30 mu A/mu m and I-OFF below 1.8 x 10(-17) mu A/mu m at V-DS = 1 V. A long retention of 300 s has been experimentally verified for the CAA IGZO 2T0C bit cell, making it a potential candidate for low-power 2T0C DRAM with ultralow refresh frequency. Finally, by monolithically stacking the vertical CAA IGZO FETs with 130-nm critical dimension (CD) to form 2T0C bit cells, we demonstrate the feasibility of the proposed BEOL-compatible 2T0C DRAM for further density scaling beyond 4F(2).
引用
收藏
页码:2196 / 2202
页数:7
相关论文
共 23 条
[1]   Capacitor-less, Long-Retention (>400s) DRAM Cell Paving the Way towards Low-Power and High-Density Monolithic 3D DRAM [J].
Belmonte, A. ;
Oh, H. ;
Rassoul, N. ;
Donadio, G. L. ;
Mitard, J. ;
Dekkers, H. ;
Delhougne, R. ;
Subhechha, S. ;
Chasin, A. ;
van Setten, M. J. ;
Kljucar, L. ;
Mao, M. ;
Puliyalil, H. ;
Pak, M. ;
Teugels, L. ;
Tsvetanova, D. ;
Banerjee, K. ;
Souriau, L. ;
Tokei, Z. ;
Goux, L. ;
Kar, G. S. .
2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
[2]   Achieving a Low-Voltage, High-Mobility IGZO Transistor through an ALD-Derived Bilayer Channel and a Hafnia-Based Gate Dielectric Stack [J].
Cho, Min Hoe ;
Choi, Cheol Hee ;
Seul, Hyeon Joo ;
Cho, Hyun Cheol ;
Jeong, Jae Kyeong .
ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (14) :16628-16640
[3]   Comparative Study on Performance of IGZO Transistors With Sputtered and Atomic Layer Deposited Channel Layer [J].
Cho, Min Hoe ;
Seol, Hyunju ;
Song, Aeran ;
Choi, Seonjun ;
Song, Yunheub ;
Yun, Pil Sang ;
Chung, Kwun-Bum ;
Bae, Jong Uk ;
Park, Kwon-Shik ;
Jeong, Jae Kyeong .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (04) :1783-1788
[4]   Effect of O2 plasma treatment on density-of-states in a-IGZO thin film transistors [J].
Ding, Xingwei ;
Huang, Fei ;
Li, Sheng ;
Zhang, Jianhua ;
Jiang, Xueyin ;
Zhang, Zhilin .
ELECTRONIC MATERIALS LETTERS, 2017, 13 (01) :45-50
[5]   Surrounding Gate Vertical-Channel FET with Gate Length of 40 nm Using BEOL Compatible High-Thermal-Tolerance In-Al-Zn Oxide Channel [J].
Fujiwara, Hirokazu ;
Sato, Yuta ;
Saito, Nobuyoshi ;
Ueda, Tomomasa ;
Ikeda, Keiji .
2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
[6]   Surrounding Gate Vertical-Channel FET With a Gate Length of 40 nm Using BEOL-Compatible High-Thermal-Tolerance In-Al-Zn Oxide Channel [J].
Fujiwara, Hirokazu ;
Sato, Yuta ;
Saito, Nobuyoshi ;
Ueda, Tomomasa ;
Ikeda, Keiji .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (12) :5329-5335
[7]   Origin of subthreshold swing improvement in amorphous indium gallium zinc oxide transistors [J].
Jeong, Jong Han ;
Yang, Hui Won ;
Park, Jin-Seong ;
Jeong, Jae Kyeong ;
Mo, Yeon-Gon ;
Kim, Hye Dong ;
Song, Jaewon ;
Hwang, Cheol Seong .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2008, 11 (06) :H157-H159
[8]   Low Subthreshold Swing and High Performance of Ultrathin PEALD InGaZnO Thin-Film Transistors [J].
Jeong, Seok-Goo ;
Jeong, Hyun-Jun ;
Park, Jin-Seong .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) :1670-1675
[9]   Hydrogen Impacts of PEALD InGaZnO TFTs Using SiOx Gate Insulators Deposited by PECVD and PEALD [J].
Jeong, Seok-Goo ;
Jeong, Hyun-Jun ;
Choi, Wan-Ho ;
Kim, KyoungRok ;
Park, Jin-Seong .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) :4250-4255
[10]   Facile and Stable n+ Doping Process Via Simultaneous Ultraviolet and Thermal Energy for Coplanar ALD-IGZO Thin-Film Transistors [J].
Kim, Dong-Gyu ;
Ryu, Seong-Hwan ;
Jeong, Hyun-Jun ;
Park, Jin-Seong .
ACS APPLIED ELECTRONIC MATERIALS, 2021, 3 (08) :3530-3537