Investigation of transient current characteristics with scaling-down poly-Si body thickness and grain size of 3D NAND flash memory

被引:10
作者
Lee, Sang-Ho [1 ,2 ]
Kwon, Dae Woong [3 ]
Kim, Seunghyun [1 ,2 ]
Baek, Myung-Hyun [1 ,2 ]
Lee, Sungbok [4 ]
Kang, Jinkyu [4 ]
Jang, Woojae [4 ]
Park, Byung-Gook [1 ,2 ]
机构
[1] Seoul Natl Univ, Inter Univ Semicond Res Ctr ISRC, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 08826, South Korea
[3] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[4] Samsung Elect Co Ltd, Hwasung 18448, South Korea
关键词
3D NAND; Poly-Si; Body thickness; Grain size; Grain boundary trap; Transient drain current; Subthreshold-swing; On-state current; POLYCRYSTALLINE-SILICON; TRANSISTORS; DEPENDENCE;
D O I
10.1016/j.sse.2018.11.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In order to verify the effects of polycrystalline Si (poly-Si) body thickness scale-down on read operation in 3D NAND flash memory which has tube type thin body, TCAD simulations and the measurements of fabricated devices are performed. I-D-V-G characteristics and transient drain current behaviors are investigated in 3D NAND devices with various body thicknesses and grain sizes. It has been known that drain current undershoot/overshoot is observed in poly-Si channel devices by falling/rising step gate bias. These phenomena are strongly related with transient of potential barrier height due to slow capture/emission rate of poly-Si grain boundary traps. As the body thickness decreases with the same grain size, the transient current instability, on-state current, and subthreshold-swing are improved. When the grain size is increased with the same body thickness, the transient current instability, on-state current, and subthreshold-swing are improved.
引用
收藏
页码:41 / 45
页数:5
相关论文
共 21 条
[1]   Process Variation on Arch-structured Gate Stacked Array 3-D NAND Flash Memory [J].
Baek, Myung-Hyun ;
Kim, Do-Bin ;
Kim, Seunghyun ;
Lee, Sang-Ho ;
Park, Byung-Gook .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (02) :260-264
[2]   LARGE GRAIN POLYCRYSTALLINE SILICON BY LOW-TEMPERATURE ANNEALING OF LOW-PRESSURE CHEMICAL VAPOR-DEPOSITED AMORPHOUS-SILICON FILMS [J].
HATALIS, MK ;
GREVE, DW .
JOURNAL OF APPLIED PHYSICS, 1988, 63 (07) :2260-2266
[3]   Characterization of switching transient behaviors in polycrystalline-silicon thin-film transistors [J].
Ikeda, H .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (02) :477-484
[4]  
Jang J, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P192
[5]  
Kang H.-J., 2014, VLSI S TECH DIG, P28, DOI [10.1109/VLSIT.2014.6894348, DOI 10.1109/VLSIT.2014.6894348]
[6]  
Katsumata R, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P136
[7]  
Kim B., 2011, P IEEE INT REL PHYS, P126
[8]  
Kim J, 2008, 2008 IEEE SENSORS APPLICATIONS SYMPOSIUM, P122
[9]  
Kim J, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P186
[10]   Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory [J].
Kim, Seung-Yoon ;
Park, Jong Kyung ;
Hwang, Wan Sik ;
Lee, Seung-Jun ;
Lee, Ki-Hong ;
Pyi, Seung Ho ;
Cho, Byung Jin .
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (05) :5044-5048