Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits

被引：8

作者：

Chiang, Kuan-Ying ^{[1
]}

Ho, Yu-Hao ^{[1
]}

Chen, Yo-Wei ^{[1
]}

Pan, Cheng-Sheng ^{[2
]}

Li, James Chien-Mo ^{[1
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Lab Dependable Syst LaDS, Taipei, Taiwan

[2] Taiwan Semicond Mfg Co, Hsinchu, Taiwan

来源：

2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS) | 2015年

关键词：

FinFET; ATPG; SDD;

D O I：

10.1109/ATS.2015.38

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A FAST fault model is proposed for small delay faults induced by cross-gate defects in FinFET. FAST ATPG, fault simulation, and test selection are presented to generate and select test patterns to detect FAST faults. Experiments on large benchmark circuits show that our pattern sets have approximately 29% and 4% better FAST coverage and FAST SDQL respectively than those of commercial tool timing-unaware 1-detect pattern sets.

引用

页码：181 / 186

页数：6

共 23 条

[1] Test generation algorithm for QCA circuits targeting novel defects and its corresponding fault models
Dhare, Vaishali
Mehta, Usha
MICROPROCESSORS AND MICROSYSTEMS, 2024, 110
[2] A discussion on test pattern generation for FPGA - Implemented circuits
Renovell, M
Portal, JM
Faure, P
Figueras, J
Zorian, Y
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 283 - 290
[3] Test Pattern Generation Effort Evaluation of Reversible Circuits
Kole, Abhoy
Wille, Robert
Datta, Kamalika
Sengupta, Indranil
REVERSIBLE COMPUTATION, RC 2017, 2017, 10301 : 162 - 175
[4] TEST PATTERN GENERATION FOR BENCHMARK CIRCUITS using LFSR
VinodChandra, Chengani
Ramasamy, S.
2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
[5] A Discussion on Test Pattern Generation for FPGA—Implemented Circuits
M. Renovell
J.M. Portal
P. Faure
J. Figueras
Y. Zorian
Journal of Electronic Testing, 2001, 17 : 283 - 290
[6] Automatic test pattern generation for interconnect open defects
Spinner, Stefan
Polian, Ilia
Engelke, Piet
Becker, Bernd
Keim, Martin
Cheng, Wu-Tung
26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 181 - +
[7] Distributed Test Pattern Generation for Stuck-At Faults in Sequential Circuits
Peter A. Krauss
Andreas Ganz
Kurt J. Antreich
Journal of Electronic Testing, 1997, 11 : 227 - 245
[8] A Graph AutoEncoder Approach for Fault Prediction in Test Pattern Generation
Zhao, Hongfan
Yang, Fan
Shan, Jianyuan
2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 462 - 467
[9] DNA computing approach for automated test pattern generation for digital circuits
Singh, Amardeep
Kaur, Maninder
INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 2008, 39 (02) : 173 - 180
[10] Applying quantum search to Automated Test Pattern Generation for VLSI circuits
Singh, S
Singh, A
PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT'2003, PROCEEDINGS, 2003, : 648 - 651

← 1 2 3 →