The FPGA implementation of Matched Correlation Filter

被引:0
作者
La, Chao [1 ]
Liu, Ming Jie [1 ]
Li, Xiao Feng [1 ]
机构
[1] Beijing Inst Technol, Sch Mechatron Engn, Beijing 100081, Peoples R China
来源
2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC) | 2011年
关键词
Matched algorithm; Correlation algorithm; Radix-4; FFT; FPGA;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The Matched correlation filter based on FPGA is designed for quasi real-time processing of impact acceleration signal in this paper. The design integrates match-filtering algorithm with correlation algorithm, proposing matched correlation algorithm. According to this algorithm, the design uses two Radix-4 FFT modules to complete the correlation operations, using single sine wave as matching model signal which has better correlation with impact acceleration signal. Furthermore, a re-sampling module and data integration module are added for the stability and reliability of signal processing. The filter was simulated and demonstrated by Modelsim for its good quasi real-time processing and reliability.
引用
收藏
页码:1114 / 1117
页数:4
相关论文
共 7 条
[1]  
Cheng P., 2007, DIGITAL SIGNAL PROCE
[2]  
Maxfield Clive., 2004, The Design Warrior's Guide to FPGAs - Devices, Tools and Flows
[3]  
Meimei CHEN, 2008, ELECTRON ENG, V34, P40
[4]  
Samir Palnitkar, 2009, VERILOG HDL DIGITAL
[5]  
Xiao-lei DING, 2007, INFORM TECHNOLOGY, P64
[6]  
Yun TIAN, 2008, DEV GUIDE XILINX ISE
[7]  
Zong-jie HAO, 2009, AUTO ENG, V05, P45