First Order Fully Passive Noise-Shaping SAR ADC Architecture with NTF Zero close to One

被引:0
作者
Osipov, Dmitry [1 ]
Gusev, Aleksandr [1 ]
Paul, Steffen [1 ]
机构
[1] Univ Bremen, Inst Electrodynam & Microelect ITEM, Bremen, Germany
来源
2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2019年
关键词
SAR ADC; Noise Shaping; Quantization Noise; Error feedback;
D O I
10.1109/newcas44328.2019.8961313
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new noise-shaping architecture for successive approximation register (SAR) analog-to-digital converters (ADCs) was proposed. It does not require comparator modification, so the standard comparator can be used. A first-order noise transfer function with zero located nearly at one can be achieved. This allows the use of higher over sampling ratios (OSR) and increased effective number of bits (ENOB). The architecture is fully passive. The architecture was applied to the design of a 9.9-bit ENOB SAR ADC in a 65 nm complementary metal-oxide semiconductor (CMOS) of United Microelectronics Corporation (UMC) with OSR equal to 10. A 6-bit DAC was used. The proposed architecture provides 3.9 additional bits in ENOB. Signal-to-noise and distortion ratio (SINAD) of 61.4 dBFS was achieved according to simulation results for a signal bandwith of 200 kHz with sampling rate of 4 MS/s.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] A Second -Order Noise -Shaping SAR ADC for Biomedical Sensor Applications
    Sun, Haoning
    Sun, Kangkang
    Wang, Yuchen
    Mo, Wenji
    Yan, Feng
    Liu, Jingling
    2024 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE, BIOCAS 2024, 2024,
  • [32] A Configurable Noise-Shaping Band-Pass SAR ADC With Two-Stage Clock-Controlled Amplifier
    Jiao, Zihao
    Chen, Yang
    Su, Xiaobo
    Sun, Quan
    Wang, Xiaofei
    Zhang, Ruizhi
    Zhang, Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3728 - 3739
  • [33] An opamp-free second-order noise-shaping SAR ADC with 4x passive gain using capacitive charge pump
    Yi, Pinyun
    Zhu, Zhangming
    Li, Dengquan
    Fang, Liang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (01) : 125 - 133
  • [34] A noise-shaping SAR ADC for energy limited applications in 90 nm CMOS technology
    Reza Inanlou
    Mohsen Shahghasemi
    Mohammad Yavari
    Analog Integrated Circuits and Signal Processing, 2013, 77 : 257 - 269
  • [35] A noise-shaping SAR ADC for energy limited applications in 90 nm CMOS technology
    Inanlou, Reza
    Shahghasemi, Mohsen
    Yavari, Mohammad
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (02) : 257 - 269
  • [36] A Noise-Shaping SAR ADC with Dual Error-Feedback Paths and Alternate DACs
    Yang, Jiaqi
    Zhang, Jili
    Bai, Xuefei
    Lin, Fujiang
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 291 - 294
  • [37] Conception and Simulation of a 2-Then-1-Bit/Cycle Noise-Shaping SAR ADC
    Kim, Kihyun
    Oh, Sein
    Chae, Hyungil
    ELECTRONICS, 2021, 10 (20)
  • [38] A 320-MS/s 2-b/cycle Second-order Noise-shaping SAR ADC
    Park, Jaehyeong
    Park, Sang-Gyu
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2021, 21 (06) : 472 - 482
  • [39] A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration
    Garvik, Harald
    Wulff, Carsten
    Ytterdal, Trond
    2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 193 - 194
  • [40] A 4.3 GHz Digital-Sampling PLL with Noise-Shaping SAR ADC Phase Detector
    Belz, Matthew R.
    Xu, Zhengqi
    Chen, Hsiang-Wen
    Song, Seungheun
    Flynn, Michael P.
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 105 - 108