An Efficient FPGA Implementation of Versatile Video Coding Intra Prediction

被引:11
作者
Azgin, Hasan [1 ]
Kalali, Ercan [1 ]
Hamzaoglu, Ilker [1 ]
机构
[1] Sabanci Univ, Fac Engn & Nat Sci, Istanbul, Turkey
来源
2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD) | 2019年
关键词
VVC; intra prediction; hardware implementation; FPGA; DSP block; ARCHITECTURE; HARDWARE;
D O I
10.1109/DSD.2019.00037
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Versatile Video Coding (VVC) is a new international video compression standard offering much better compression efficiency than previous video compression standards at the expense of much higher computational complexity. In this paper, an efficient FPGA implementation of VVC intra prediction for angular prediction modes of 4x4, 8x8, 16x16 and 32x32 prediction unit sizes is proposed. In the proposed FPGA implementation, four constant multiplications used in one intra angular prediction equation are implemented using two DSP blocks and two adders in FPGA. The proposed FPGA implementation of VVC intra prediction, in the worst case, can process 34 full HD (1920x1080) frames per second.
引用
收藏
页码:194 / 199
页数:6
相关论文
共 15 条
[1]   A novel Intra prediction architecture for the hardware HEVC encoder [J].
Abramowski, Andrzej ;
Pastuszak, Grzegorz .
16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, :429-436
[2]   Fully pipelined real time hardware solution for High Efficiency Video Coding (HEVC) intra prediction [J].
Amish, Farouk ;
Bourennane, El-Bay .
JOURNAL OF SYSTEMS ARCHITECTURE, 2016, 64 :133-147
[3]  
[Anonymous], 2015, SG16COM16C806 ITUT
[4]  
Azgin H., 2018, EUR C DIG SYST DES D
[5]   Reconfigurable Intra Prediction Hardware for Future Video Coding [J].
Azgin, Hasan ;
Mert, Ahmet Can ;
Kalali, Ercan ;
Hamzaoglu, Ilker .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2017, 63 (04) :419-425
[6]   A Computation and Energy Reduction Technique for HEVC Intra Prediction [J].
Azgin, Hasan ;
Kalali, Ercan ;
Hamzaoglu, Ilker .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2017, 63 (01) :36-43
[7]  
Chen Thuile, 2017, JVET-G1001
[8]   A High Performance FPGA-Based Architecture for the Future Video Coding Adaptive Multiple Core Transform [J].
Garrido, Matias J. ;
Pescador, Fernando ;
Chavarrias, M. ;
Lobo, P. J. ;
Sanz, Cesar .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2018, 64 (01) :53-60
[9]   An Efficient H.264 Intra Frame Coder System [J].
Hamzaoglu, Ilker ;
Tasdizen, Oezguer ;
Sahin, Esra .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (04) :1903-1911
[10]  
Kalali E., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P719, DOI 10.1109/FPL.2012.6339161