An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method

被引:4
|
作者
Yang, Kemeng [1 ,2 ,3 ]
Guo, Yufeng [1 ,2 ,3 ]
Zhang, Jun [1 ,2 ,3 ]
Yao, Jiafei [1 ,2 ,3 ]
Li, Man [1 ,2 ,3 ]
Du, Ling [1 ,2 ,3 ]
Huang, Xiaoming [1 ,2 ,3 ]
机构
[1] Nanjing Univ Posts & Telecommun, Coll Elect & Opt Engn, Nanjing 210003, Peoples R China
[2] Nanjing Univ Posts & Telecommun, Coll Microelect, Nanjing 210003, Peoples R China
[3] Nanjing Univ Posts & Telecommun, Natl & Local Joint Engn Lab RF Integrat & Microas, Nanjing 210003, Peoples R China
来源
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | 2020年 / 8卷 / 01期
基金
中国国家自然科学基金;
关键词
LDMOS; arbitrary doping profile; electric field; breakdown voltage (BV); TRANSISTORS; MOSFET;
D O I
10.1109/JEDS.2019.2962007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To elaborate on the relationship between sophisticated 2-D doping profile of drift region and device's breakdown behavior, a unified analytical model for the SOI LDMOS is developed in this paper. The Effective Substrate Voltage (ESV) concept is proposed so that the derivation of electric field and breakdown voltage can be simplified significantly. The ESV indicates that the influence of 2-D doping in the drift region can be equivalent to a virtual substrate potential. By using the proposed model, the role of 2-D drift doping, both continuous or discrete doping profile, in SOI LDMOSs' off-state breakdown behavior is investigated along with the TCAD simulations and experimental results. The good agreement between the analytical, measured and simulated results validates the accuracy of the developed model. A unified RESURF criterion is derived to idealize the electric field in the drift region and therefore maximize the breakdown voltage by optimizing the lateral and vertical drift doping profiles and geometric parameters. The proposed approach provides a universally applicable tool to explore the breakdown mechanism of SOI LDMOS with various drift doping profiles.
引用
收藏
页码:49 / 56
页数:8
相关论文
共 13 条
  • [1] Analytical model for the ideal breakdown voltage and optimum doping profile of SOI RESURF LDMOS
    He, J
    Zhang, X
    Huang, R
    Wang, YY
    CHINESE JOURNAL OF ELECTRONICS, 2001, 10 (02): : 210 - 213
  • [2] A new double gate SOI LDMOS with a step doping profile in the drift region
    Luo Xiaorong
    Zhang Wei
    Gu Jingjing
    Liao Hong
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (08)
  • [3] A new double gate SOI LDMOS with a step doping profile in the drift region
    罗小蓉
    张伟
    顾晶晶
    廖红
    张波
    李肇基
    半导体学报, 2009, (08) : 78 - 81
  • [4] Analytical models for the electric field distributions and breakdown voltage of Triple RESURF SOI LDMOS
    Hu, Xiarong
    Zhang, Bo
    Luo, Xiaorong
    Li, Zhaoji
    SOLID-STATE ELECTRONICS, 2012, 69 : 89 - 93
  • [5] A new analytical model for optimizing SOI LDMOS with step doped drift region
    Guo, Yufeng
    Li, Zhaoji
    Zhang, Bo
    MICROELECTRONICS JOURNAL, 2006, 37 (09) : 861 - 866
  • [6] Improving Breakdown Voltage of LDMOS Using a Novel Cost Effective Design
    Han, Ming-Hung
    Chen, Hung-Bin
    Chang, Chia-Jung
    Tsai, Chi-Chong
    Chang, Chun-Yen
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2013, 26 (02) : 248 - 252
  • [7] Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device
    Wang, Ying
    Meng, Xiong-Fei
    Tang, Pan-Pan
    Cui, Su-Fen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (11) : 4352 - 4358
  • [8] Numerical Investigation of Transient Breakdown Voltage Enhancement in SOI LDMOS by Using a Step P-Type Doping Buried Layer
    Yang, Xiaoming
    Cao, Taiqiang
    Zhang, Xiaohua
    Li, Tianqian
    Luo, Hang
    MICROMACHINES, 2023, 14 (04)
  • [9] The influence of the N+ floating layer on the drift doping of RESURF LDMOS and its analytical model
    Hu, Xiarong
    Wang, Weibo
    Ji, Yupin
    Hua, Qing
    IEICE ELECTRONICS EXPRESS, 2016, 13 (20):
  • [10] Improving breakdown, conductive, and thermal performances for SOI high voltage LDMOS using a partial compound buried layer
    Hu, Shengdong
    Luo, Jun
    Jiang, YuYu
    Cheng, Kun
    Chen, Yinhui
    Jin, Jingjing
    Wang, Jian'an
    Zhou, Jianlin
    Tang, Fang
    Zhou, Xichuan
    Gan, Ping
    SOLID-STATE ELECTRONICS, 2016, 117 : 146 - 151