On the Practicality of Relying on Simulations in Different Abstraction Levels for Pre-silicon Side-Channel Analysis

被引:1
|
作者
Bahrami, Javad [1 ]
Ebrahimabadi, Mohammad [1 ]
Takarabt, Sofiane [2 ]
Danger, Jean-luc [3 ]
Guilley, Sylvain [2 ,3 ]
Karimi, Naghmeh [1 ]
机构
[1] Univ Maryland Baltimore Cty, Baltimore, MD 21250 USA
[2] Secure IC SAS Think Ahead Business Line, Paris, France
[3] Inst Polytech Paris, Telecom Paris, LTCI, Paris, France
关键词
Side-channel Attacks; Pre-silicon Evaluation; Toggle Count; SPICE Simulation; Masked Implementations; LEAKAGE; HARDWARE; AES;
D O I
10.5220/0011307600003283
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Cryptographic chips are prone to side-channel analysis attacks aiming at extracting their secrets. Side-channel leakage is particularly hard to remove completely, unless using a bottom-up approach (compositional security). On the contrary, industrial secure-by-design methods are rather relying on a top-down approach: (would-be) protected circuits are synthesized by Electronic Design Automation (EDA) tools. Tracking that no leakage exists at any refinement stage is therefore a challenge. Experience has shown that multiple leakages can resurge out of the blue when a sound RTL design is turned into a technology-mapped netlist. Checking for leaks and identifying them is a challenge. When the netlist is unstructured (e.g., it results from an EDA tool), dynamic checking appears as the most straightforward approach. It is feasible, given only a few thousand execution traces, to decide with a great certainty whether a leakage hides at some time samples within the trace or not. In practice, such easy detection is fostered by the fact that the activity of signals in cryptographic implementations (even more true for masked implementations) is almost maximal (=50%). The remaining question is about the adequate abstraction level of the simulation. The higher as possible abstractions are preferred, as they potentially capture more situations. However, if the simulation is too abstract, it may model the reality inappropriately. In this paper, we explore whether or not an evenemential simulation (toggle count) is faithful with respect to a low-level simulation (at SPICE level). Our results show that both abstraction levels match qualitatively for unprotected implementations. However, abstract toggle count simulations are no longer connected to real SPICE simulations in masked implementations. The reason is that the effect of the random mask is to mix evenemential simulations (which only reflect "approximately" the SPICE reality) together, in such a way that the useful information is lost. Therefore, masked logic netlist implementations shall be analysed only at SPICE level.
引用
收藏
页码:661 / 668
页数:8
相关论文
共 13 条
  • [1] FORTIFY: Analytical Pre-Silicon Side-Channel Characterization of Digital Designs
    Lakshmy, A., V
    Rebeiro, Chester
    Bhunia, Swarup
    27TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2022, 2022, : 660 - 665
  • [2] Improving Side-channel Leakage Assessment Using Pre-silicon Leakage Models
    Shanmugam, Dillibabu
    Schaumont, Patrick
    CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, COSADE 2023, 2023, 13979 : 105 - 124
  • [3] Invited: Pre-silicon Side Channel and Fault Analysis
    van Woudenberg, Jasper
    Grossmann, Peter
    Varna, Avinash L.
    Friel, Joseph
    Dinu, Daniel
    Lindsay, Ronnie
    Brown, Steve J.
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [4] Leverage the Average: Averaged Sampling in Pre-Silicon Side-Channel Leakage Assessment
    Kiaei, Pantea
    Liu, Zhenyuan
    Schaumont, Patrick
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 3 - 8
  • [5] Deep Learning Gradient Visualization-Based Pre-Silicon Side-Channel Leakage Location
    Li, Yanbin
    Zhu, Jiajie
    Liu, Zhe
    Tang, Ming
    Ren, Shougang
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2024, 19 : 2340 - 2355
  • [6] Towards Quantum-Resistant Security: Pre-Silicon Power Side-Channel Leakage Analysis of CRYSTALS-Kyber
    Alam, Nashmin
    Zhang, Tao
    Farahmandi, Farimah
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 149 - 154
  • [7] Photon Emission Modeling and Machine-Learning Assisted Pre-Silicon Optical Side-channel Simulation
    Li, Henian
    Lin, Lang
    Chang, Norman
    Chowdhury, Sreeja
    Mcguire, Dylan
    Novakovic, Bozidar
    Monta, Kazuki
    Nagata, Makoto
    Li, Ying-Shiun
    Pramod, M. S.
    Yeh, Piin-Chen
    Jang, J. -S. Roger
    Xi, Chengjie
    Jin, Qiutong
    Asadi, Navid
    Tehranipoor, Mark
    2024 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST, HOST, 2024, : 107 - 111
  • [8] Power Side-Channel Analysis for Different Adders on FPGA
    Zhao, Yilin
    Zhang, Qidi
    Nishikawa, Hiroki
    Kong, Xiangbo
    Tomiyama, Hiroyuki
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 367 - 368
  • [9] Silicon-correlated Simulation Methodology of EM Side-channel Leakage Analysis
    Monta, Kazuki
    Lin, Lang
    Wen, Jimin
    Shrivastav, Harsh
    Chow, Calvin
    Chen, Hua
    Geada, Joao
    Chowdhury, Sreeja
    Pundir, Nitin
    Chang, Norman
    Nagata, Makoto
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2023, 19 (01)
  • [10] Research on Side-Channel Analysis Based on Deep Learning with Different Sample Data
    Chang, Lipeng
    Wei, Yuechuan
    He, Shuiyu
    Pan, Xiaozhong
    APPLIED SCIENCES-BASEL, 2022, 12 (16):