Resource-Optimal Fault-Tolerant Scheduler Design for Task Graphs Using Supervisory Control

被引:19
作者
Devaraj, Rajesh [1 ]
Sarkar, Arnab [2 ]
机构
[1] Nvidia Graph, Bangalore 560045, Karnataka, India
[2] Indian Inst Technol Kharagpur, Adv Technol Dev Ctr, Kharagpur 721302, W Bengal, India
关键词
Fault tolerance; Schedules; Multicore processing; Fault tolerant systems; Supervisory control; Search problems; Real-time systems; peak-power; real-time systems; scheduling; supervisory control; task graphs; SYSTEMS;
D O I
10.1109/TII.2020.3042161
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Real-time control applications are highly parallelizable and can be used to effectively harness the capacity of a given computing platform when appropriately scheduled. Given a multicore platform for executing a set of parallelizable applications, it is necessary to ensure proper functioning of the system even in the presence of transient processor faults. However, most existing scheduling approaches for parallel applications have been heuristic schemes which are often based only on the satisfaction of a set of sufficiency conditions and cannot take into consideration of all necessary schedulability requirements. Consequently, such schemes lead to suboptimal usage of resources resulting in higher design costs. Formal model-based safe design methodologies such as supervisory control are often desirable in the design of correct-by-construction fault-tolerant schedulers. This article proposes a supervisory control-based fault-tolerant scheduler synthesis scheme for real-time tasks modeled as precedence-constrained task graphs, executing on multicores. Further, we devise search strategies to obtain schedules that 1) maximize fault-tolerance and 2) minimize peak-power (MPP) dissipation. Conducted experiments using real-world benchmarks reveal the efficacy of our scheme.
引用
收藏
页码:7325 / 7337
页数:13
相关论文
共 26 条
[1]   Scheduling with timed automata [J].
Abdeddaïm, Y ;
Asarin, E ;
Maler, O .
THEORETICAL COMPUTER SCIENCE, 2006, 354 (02) :272-300
[2]   A THEORY OF TIMED AUTOMATA [J].
ALUR, R ;
DILL, DL .
THEORETICAL COMPUTER SCIENCE, 1994, 126 (02) :183-235
[3]  
[Anonymous], 1979, Computers and intractability
[4]   Peak Power Management to Meet Thermal Design Power in Fault-Tolerant Embedded Systems [J].
Ansari, Mohsen ;
Safari, Sepideh ;
Yeganeh-Khaksar, Amir ;
Salehi, Mohammad ;
Ejlali, Alireza .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (01) :161-173
[5]   SUPERVISORY CONTROL OF TIMED DISCRETE-EVENT SYSTEMS [J].
BRANDIN, BA ;
WONHAM, WM .
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1994, 39 (02) :329-342
[6]   FORMULAS FOR CALCULATING SUPREMAL CONTROLLABLE AND NORMAL SUBLANGUAGES [J].
BRANDT, RD ;
GARG, V ;
KUMAR, R ;
LIN, F ;
MARCUS, SI ;
WONHAM, WM .
SYSTEMS & CONTROL LETTERS, 1990, 15 (02) :111-117
[7]  
Buttazzo G. C., 2011, HARD REAL TIME COMPU, V24
[8]  
Cassandras C. G., 2008, INTRO TODISCRETE EVE, V2nd
[9]   Real-time supervisory control of a processor for non-preemptive execution of periodic tasks [J].
Chen, PCY ;
Wonham, WM .
REAL-TIME SYSTEMS, 2002, 23 (03) :183-208
[10]   Fault-Tolerant Preemptive Aperiodic RT Scheduling by Supervisory Control of TDES on Multiprocessors [J].
Devaraj, Rajesh ;
Sarkar, Arnab ;
Biswas, Santosh .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16 (03)