共 28 条
[1]
Adl-Tabatabai AR, 2006, ACM SIGPLAN NOTICES, V41, P26, DOI 10.1145/1133981.1133985
[2]
Agrawal K., 2006, Proceedings of the 2006 workshop on Memory system performance and correctness, MSPC '06, (New York, NY, USA), P70
[3]
Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs
[J].
18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS,
2009,
:41-52
[4]
Beckman NelsE., 2009, INT WORKSHOP ALIASIN, P1, DOI http://doi.acm.org/10.1145/1562154.1562156
[6]
Bruneton Eric, 2002, P AD EXT COMP SYST
[8]
Cooper KD, 1997, ACM SIGPLAN NOTICES, V32, P308, DOI 10.1145/258916.258943
[9]
Demsky B., 2010, 5 ACM SIGPLAN WORKSH
[10]
Dice D, 2006, LECT NOTES COMPUT SC, V4167, P194