Compositional Runtime Enforcement

被引:9
作者
Pinisetty, Srinivas [1 ]
Tripakis, Stavros [1 ,2 ]
机构
[1] Aalto Univ, Espoo, Finland
[2] Univ Calif Berkeley, Berkeley, CA 94720 USA
来源
NASA FORMAL METHODS, NFM 2016 | 2016年 / 9690卷
基金
美国国家科学基金会;
关键词
TIMED PROPERTIES; SYSTEMS;
D O I
10.1007/978-3-319-40648-0_7
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Runtime enforcement is a methodology used to enforce that the output of a running system satisfies a desired property. Given a property, an enforcement monitor modifies an (untrusted) sequence of events into a sequence that complies to that property. In practice, we may have not one, but many properties to enforce. Moreover, new properties may arise as new capabilities are added to the system. It then becomes interesting to be able to build not a single, monolithic monitor that enforces all the properties, but rather several monitors, one for each property. The question is to what extent such monitors can be composed, and how. This is the topic of this paper. We study two monitor composition schemes, serial and parallel composition, and show that, while enforcement under these schemes is generally not compositional, it is for certain subclasses of regular properties.
引用
收藏
页码:82 / 99
页数:18
相关论文
共 14 条
  • [1] Composing Expressive Runtime Security Policies
    Bauer, Lujo
    Ligatti, Jay
    Walker, David
    [J]. ACM TRANSACTIONS ON SOFTWARE ENGINEERING AND METHODOLOGY, 2009, 18 (03)
  • [2] Bloem Roderick, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P533, DOI 10.1007/978-3-662-46681-0_51
  • [3] Clarke E. M., 1989, Proceedings. Fourth Annual Symposium on Logic in Computer Science (Cat. No.89CH2753-2), P353, DOI 10.1109/LICS.1989.39190
  • [4] Runtime enforcement of regular timed properties by suppressing and delaying events
    Falcone, Ylies
    Jeron, Thierry
    Marchand, Herve
    Pinisetty, Srinivas
    [J]. SCIENCE OF COMPUTER PROGRAMMING, 2016, 123 : 2 - 41
  • [5] Runtime verification of component-based systems in the BIP framework with formally-proved sound and complete instrumentation
    Falcone, Ylies
    Jaber, Mohamad
    Thanh-Hung Nguyen
    Bozga, Marius
    Bensalem, Saddek
    [J]. SOFTWARE AND SYSTEMS MODELING, 2015, 14 (01) : 173 - 199
  • [6] Runtime enforcement monitors: composition, synthesis, and enforcement abilities
    Falcone, Ylies
    Mounier, Laurent
    Fernandez, Jean-Claude
    Richier, Jean-Luc
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2011, 38 (03) : 223 - 262
  • [7] Godefroid P., 2007, SIGPLAN Notices, V42, P47, DOI [10.1145/1190216.1190226, 10.1145/1190215.1190226]
  • [8] MODEL CHECKING AND MODULAR VERIFICATION
    GRUMBERG, O
    LONG, DE
    [J]. ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1994, 16 (03): : 843 - 871
  • [9] Kugler H, 2009, LECT NOTES COMPUT SC, V5505, P77, DOI 10.1007/978-3-642-00768-2_9
  • [10] Levy J., 2002, ELECT NOTES THEOR CO, V70, P112, DOI [10.1016/S1571-0661(04)80580-2, DOI 10.1016/S1571-0661(04)80580-2]