Multiprocessor architectures for embedded system-on-chip applications

被引:14
|
作者
Ravikumar, CP [1 ]
机构
[1] Texas Instruments India, Bangalore 560017, Karnataka, India
来源
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词
D O I
10.1109/ICVD.2004.1260972
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Real-time multimedia applications that involve processing of video and audio streams demand computational performance of a few Giga operations per second, which cannot be obtained using a single processor. An embedded system intended for such an application must also support networking and 10 interfaces, which are best handled by dedicated interface processors that are coordinated by a housekeeping processor. Dedicated processors may also be necessary for parsing and processing video/audio stream and, video/graphics rendering. In this paper, we provide an overview of multiprocessor architectures that are evolving for such embedded applications. We argue that the VLSI design challenges involved in designing an equivalent uniprocessor solution for the same application may make such a solution prohibitively expensive, making multiprocessor SoC an attractive alternative.
引用
收藏
页码:512 / 519
页数:8
相关论文
共 50 条
  • [1] Hardening Architectures for Multiprocessor System-on-Chip
    Aviles, Pablo M.
    Garcia-Astudillo, Luis A.
    Entrena, Luis
    Garcia-Valderas, Mario
    Martin-Holgado, Pedro
    Morilla, Yolanda
    Lindoso, Almudena
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (08) : 1887 - 1895
  • [2] An embedded tester core for system-on-chip architectures
    Rashidzadeh, R
    Ahmadi, M
    Miller, WC
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 105 - 108
  • [3] Multiprocessor System-on-Chip Technology A study of the requirements, history, and architectures MPSoCs
    Wolf, Wayne
    Mehrara, Mojtaba
    Jablin, Thomas
    Upton, Dan
    August, David
    Hazelwood, Kim
    Mahlke, Scott
    IEEE SIGNAL PROCESSING MAGAZINE, 2009, 26 (06) : 50 - 63
  • [4] A UML for a multiprocessor system-on-chip
    Bique, Stephen
    WMSCI 2006: 10TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL IV, PROCEEDINGS, 2006, : 218 - 223
  • [5] Cache aware mapping of streaming applications on a multiprocessor system-on-chip
    Moonen, Arno
    Bekooij, Marco
    van den Berg, Rene
    van Meerbergen, Jef
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 258 - +
  • [6] Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip
    Lyonnard, D
    Yoo, S
    Baghdadi, A
    Jerraya, AA
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 518 - 523
  • [7] Many-core System-on-Chip: architectures and applications
    Bakhouya, Mohamed
    Daneshtalab, Masoud
    Palesi, Maurizio
    Ghasemzadeh, Hassan
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 43 : 1 - 3
  • [8] Multiprocessor system-on-chip (MPSoC) technology
    Wolf, Wayne
    Jerraya, Ahmed Amine
    Martin, Grant
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (10) : 1701 - 1713
  • [9] Communication architectures for System-on-Chip
    Kreutz, ME
    Carro, L
    Zeferino, CA
    Susin, AA
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 14 - 19
  • [10] Hardware/Software Partitioning of Embedded System-on-Chip Applications
    Tang, Jia Wei
    Hau, Yuan Wen
    Marsono, M. N.
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 331 - 336