PVT Variations in Differential Flip-Flops: A Comparative Analysis

被引：0
作者：
Alioto, Massimo [1 ]
Palumbo, Gaetano [2 ]
Consoli, Elio [3 ]
机构：
[1] ECE Natl Univ Singapore, Singapore, Singapore
[2] Univ Catania, DIEEI, I-95124 Catania, Italy
[3] Maxim Integrated Prod, Catania, Italy
来源：
2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD) | 2015年
关键词：
DELAY-AREA DOMAIN; DESIGN;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the impact of variations on the most representative CMOS differential flip-flops has been evaluated. The analysis explicitly considers fundamental sources of variations such as process, voltage, temperature and clock slope. For each FF topology, the variations are statistically evaluated through Monte Carlo simulations and they explicitly include the non-negligible impact of layout parasitics.
引用
收藏
页码：81 / 84
页数：4
相关论文
共 50 条
[31]   Two novel low power and very high speed pulse triggered flip-flops [J].
Razmdideh, Ramin ;
Saneei, Mohsen .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (12) :1925-1934
[32]   Bandwidth Enhancement of Flip-Flops Using Feedback for High-Speed Integrated Circuits [J].
Sakare, Mahendra ;
Kumar, Sadhu Pavan ;
Gupta, Shalabh .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (08) :768-772
[33]   Lowering Area Overheads for FeFET-Based Energy-Efficient Nonvolatile Flip-Flops [J].
Li, Xueqing ;
George, Sumitha ;
Liang, Yuhua ;
Ma, Kaisheng ;
Ni, Kai ;
Aziz, Ahmedullah ;
Gupta, Sumeet Kumar ;
Sampson, John ;
Chang, Meng-Fan ;
Liu, Yongpan ;
Yang, Huazhong ;
Datta, Suman ;
Narayanan, Vijaykrishnan .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (06) :2670-2674
[34]   Ternary Logic Flip-Flops Using Quantum Dot Gate Field Effect Transistor (QDGFET) [J].
Karmakar, Supriya .
SILICON, 2022, 14 (18) :12553-12565
[35]   Magnetic nonvolatile flip-flops with spin-Hall assistance for power gating in ternary systems [J].
Javadi, Ali Asghar ;
Morsali, Mehrdad ;
Moaiyeri, Mohammad Hossein .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (03) :1175-1186
[36]   Efficacy of Transistor Interleaving in DICE Flip-Flops at a 22 nm FD SOI Technology Node [J].
Elash, Christopher J. ;
Li, Zongru ;
Jin, Chen ;
Chen, Li ;
Xing, Jiesi ;
Yang, Zhiwu ;
Shi, Shuting .
APPLIED SCIENCES-BASEL, 2022, 12 (09)
[37]   Ferroelectric FET Nonvolatile Sense-Amplifier-Based Flip-Flops for Low Voltage Operation [J].
Kim, Sekeon ;
Lim, Sehee ;
Ko, Dong Han ;
Oh, Tae Woo ;
Jung, Seong-Ook .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (01) :274-286
[38]   Debanking Techniques on Multi-bit Flip-flops for Reinforcing Useful Clock Skew Scheduling [J].
Yang, Jaewan ;
Kim, Taewhan .
2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, :138-143
[39]   Self-correcting Flip-flops for Triple Modular Redundant Logic in a 12-nm Technology [J].
Clark, Lawrence T. ;
Duvnjak, Alen ;
Young-Sciortino, Clifford ;
Cannon, Matthew ;
Brunhaver, John ;
Agarwal, Sapan ;
Neuendank, Jereme ;
Wilson, Donald ;
Barnaby, Hugh ;
Marinella, Matthew .
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, :1205-1209
[40]   New Low Glitch and Low Power DET Flip-Flops Using Multiple C-Elements [J].
Lapshev, Stepan ;
Hasan, S. M. Rezaul .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (10) :1673-1681
12345