Double Enhance Dielectric Layer Electric Field High Voltage SOI LDMOS

被引：0
|
作者：
Yang, X. M. [1 ]
Zhang, B. [1 ]
Luo, X. R. [1 ]
机构：
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
来源：
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2011年
关键词：
Back-gate; breakdown voltage; double enhance dielectric layer electric field; p-type layer; shield-trench; silicon-on-insulator LDMOS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A Double Enhance Dielectric Layer Electric Field (Double ENDIF) silicon-on-insulator (SOI) LDMOS is proposed for high breakdown voltage (BV). The electric field in the buried oxide at the source and drain sides is enhance by charges in shield-trench at positive back-gate bias, resulting to improve the BV. The electric characteristic of the new structure is research by 2D MECICI. Simulation result shows that BV of the new structure reaches 1025 V at 4 mu m and 1 mu m thickness of the silicon and buried oxide layers respectively.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] High voltage (>1100V) SOI LDMOS with an accumulated charges layer for double enhanced dielectric electric field
    Yang, Xiaoming
    Li, Tianqian
    Cai, Yu
    Wang, Jun
    Chen, Changjiang
    IEICE ELECTRONICS EXPRESS, 2013, 10 (04):
  • [2] High voltage SOI LDMOS with a compound buried layer
    Luo Xiaorong
    Hu Gangyi
    Zhou Kun
    Jiang Yongheng
    Wang Pei
    Wang Qi
    Luo Yinchun
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (10)
  • [3] High voltage SOI LDMOS with a compound buried layer
    罗小蓉
    胡刚毅
    周坤
    蒋永恒
    王沛
    王琦
    罗尹春
    张波
    李肇基
    半导体学报, 2012, 33 (10) : 37 - 41
  • [4] Novel Low-k Dielectric Buried-Layer High-Voltage LDMOS on Partial SOI
    Luo, Xiaorong
    Wang, Yuangang
    Deng, Hao
    Fan, Jie
    Lei, Tianfei
    Liu, Yong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (02) : 535 - 538
  • [5] Analytical models for the electric field distributions and breakdown voltage of Triple RESURF SOI LDMOS
    Hu, Xiarong
    Zhang, Bo
    Luo, Xiaorong
    Li, Zhaoji
    SOLID-STATE ELECTRONICS, 2012, 69 : 89 - 93
  • [6] Total-Ionizing-Dose Irradiation-Induced Dielectric Field Enhancement for High-Voltage SOI LDMOS
    Zhou, Xin
    Yuan, Zhangyi'an
    Shu, Lei
    Qiao, Ming
    Lu, Zhenlin
    Zhao, Yuanfu
    Li, Zhaoji
    Zhang, Bo
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 593 - 596
  • [7] A novel SOI LDMOS with substrate field plate and variable-k dielectric buried layer
    Li, Qi
    Wen, Yi
    Zhang, Fabi
    Li, Haiou
    Xiao, Gongli
    Chen, Yonghe
    Fu, Tao
    RESULTS IN PHYSICS, 2018, 10 : 46 - 54
  • [8] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    胡夏融
    张波
    罗小蓉
    王元刚
    雷天飞
    李肇基
    ChinesePhysicsB, 2012, 21 (07) : 596 - 599
  • [9] Effect of SOI LDMOS epitaxial layer thickness on breakdown voltage
    Wu, Cheng-Yen
    You, Hsin-Chiang
    2018 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C 2018), 2018, : 80 - 83
  • [10] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    Hu, Xia-Rong
    Zhang, Bo
    Luo, Xiao-Rong
    Wang, Yuan-Gang
    Lei, Tian-Fei
    Li, Zhao-Ji
    CHINESE PHYSICS B, 2012, 21 (07)
12345