A Differential Digitally Controlled Crystal Oscillator With a 14-Bit Tuning Resolution and Sine Wave Outputs for Cellular Applications

被引:44
作者
Chang, Yuyu [1 ]
Leete, John [1 ]
Zhou, Zhimin [1 ]
Vadipour, Morteza [1 ]
Chang, Yin-Ting [1 ]
Darabi, Hooman [1 ]
机构
[1] Broadcom Corp, Irvine, CA 92617 USA
关键词
AFC; analog buffer; capacitor tuning; CMOS crystal oscillator; DCXO; digital control oscillator; frequency pulling; phase noise; sine wave buffer;
D O I
10.1109/JSSC.2011.2172673
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the design topologies and considerations of a differential sinusoidal-output digitally controlled crystal oscillator (DCXO) intended for use in cellular applications. The oscillator has a fine-tuning range of +/- 44 ppm, approximately 14 bits of resolution, and an average step size of 0.005 ppm. All signals connecting externally to I/O pins are sine waves for reducing noise, interference, and spurs couplings. The 26MHz DCXO fabricated in 65 nm CMOS achieves a phase noise of -149.1 dBc/Hz at 10 kHz offset measured at the sine wave buffer output. The DCXO is capable of meeting the stringent phase noise requirements for IEEE 802.11n 5 GHz WLAN devices. A typical frequency pulling of 0.01 ppm due to turning on/off the sine wave buffer is measured. The DCXO dissipates 1.2 mA of current, whereas each sine wave output buffer draws 1.4 mA. The DXCO occupies a total silicon area of 0.15 mm(2)
引用
收藏
页码:421 / 434
页数:14
相关论文
共 13 条
[1]   A digitally temperature-compensated crystal oscillator [J].
Achenbach, R ;
Feuerstack-Raible, M ;
Hiller, F ;
Keller, M ;
Meier, K ;
Rudolph, H ;
Saur-Brosch, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) :1502-1506
[2]  
[Anonymous], 2003, 0510V8120 3 GPP TS
[3]  
[Anonymous], 2004, 25101V660 3 GPP TS
[4]   Analog ALC crystal oscillators for high-temperature applications [J].
Bianchi, RA ;
Karam, JM ;
Courtois, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) :2-14
[5]   A 0.13 μm CMOS Quad-Band GSM/GPRS/EDGE RF Transceiver Using a Low-Noise Fractional-N Frequency Synthesizer and Direct-Conversion Architecture [J].
Chen, Pei-Wei ;
Lin, Tser-Yu ;
Ke, Ling-Wei ;
Yu, Rickey ;
Tsai, Ming-Da ;
Yeh, Stanley ;
Lee, Yi-Bin ;
Tzeng, Bosen ;
Chen, Yen-Horng ;
Huang, Sheng-Jui ;
Lin, Yu-Hsin ;
Dehng, Guang-Kaai .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (05) :1454-1463
[6]  
Darabi H., 2008, PROC DIGEST TECHNICA, P206
[7]  
FARAHVASH S, 2008, IEEE INT SOL STAT CI, P352
[8]   A 65nm CMOS DCXO System for Generating 38.4MHz and a Real Time Clock from a Single Crystal in 0.09mm2 [J].
Griffith, Danielle ;
Duelger, Fikret ;
Feygin, Gennady ;
Mohieldin, Ahmed Nader ;
Vallur, Prasanth .
2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, :321-324
[9]   Design considerations for high-frequency crystal oscillators digitally trimmable to sub-ppm accuracy [J].
Huang, QT ;
Basedau, P .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :408-416
[10]   A low-phase-noise 0.004-ppm/step DCXO with guaranteed monotonicity in the 90-nm CMOS process [J].
Lin, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2726-2734