An effective technique for the automatic generation of diagnosis-oriented programs for processor cores

被引：25

作者：

Bernardi, Paolo ^{[1
]}

Sanchez, Edgar Ernesto Sanchez ^{[1
]}

Schillaci, Massimiliano ^{[1
]}

Squillero, Giovanni ^{[1
]}

Reorda, Matteo Sonza ^{[1
]}

机构：

[1] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2008年 / 27卷 / 03期

关键词：

fault diagnosis; optimization; simulation; testing;

D O I：

10.1109/TCAD.2008.915541

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A large part of microprocessor cores in use today are designed to be cheap and mass produced. The diagnostic process, which is fundamental to improve yield, has to be as cost effective as possible. This paper presents a novel approach to the construction of diagnosis-oriented software-based test sets for microprocessors. The methodology exploits existing manufacturing test sets designed for software-based self-test and improves them by using a new diagnosis-oriented approach. Experimental results are reported in this paper showing the feasibility, robustness, and effectiveness of the approach for diagnosing stuck-at faults on an Intel i8051 processor core.

引用

页码：570 / 574

页数：5

共 14 条

[1]

BARTENSTEINT, 2000, P IEEE INT TEST C, P820

[2]

Bernardi P, 2006, DES AUT TEST EUROPE, P410

[3]

Bernardi P, 2005, INT WORKSHOP MICROPR, P22

[4] A pattern ordering algorithm for reducing the size of fault dictionaries [J].

Bernardi, P. ;

Grosso, M. ;

Rebaudengo, M. ;

Reorda, M. Sonza .

24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, :386-+

[5] Full fault dictionary storage based on labeled tree encoding [J].

Boppana, V ;

Hartanto, I ;

Fuchs, WK .

14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, :174-179

[6] Software-based diagnosis for processors [J].

Chen, L ;

Dey, S .

39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, :259-262

[7] Software-based self-testing methodology for processor cores [J].

Chen, L ;

Dey, S .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) :369-380

[8] Automatic test program generation:: A case study [J].

Corno, F ;

Sánchez, E ;

Reorda, MS ;

Squillero, G .

IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (02) :102-109

[9] Low-cost software-based self-testing of RISC processor cores [J].

Kranitis, N ;

Xenoulis, G ;

Gizopoulos, D ;

Paschalis, A ;

Zorian, Y .

IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (05) :355-360

[10] On pass/fail dictionaries for scan circuits [J].

Pomeranz, I .

10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, :51-56

← 1 2 →