Parallel Modulus Operations in RSA Encryption by CPU/GPU Hybrid Computation

被引:3
作者
Lin, Chu-Hsing [1 ]
Liu, Jung-Chun [1 ]
Li, Cheng-Chieh [1 ]
Chu, Po-Wei [1 ]
机构
[1] Tunghai Univ, Dept Comp Sci, Taichung 40704, Taiwan
来源
2014 NINTH ASIA JOINT CONFERENCE ON INFORMATION SECURITY (ASIA JCIS) | 2014年
关键词
Parallel computing; RSA; Modulus operation; Fast Fourier Transform; Hybrid computation;
D O I
10.1109/AsiaJCIS.2014.25
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This research mainly proposes a method to resolve the bottleneck of running RSA encryption algorithms on CPUs. The RSA encryption algorithm involves with the operation of large numbers. Accompanied by the enhancement of the hardware performance of computers, the RSA key length is increased for providing substantial security. To crack RSA encryption, methods based on factoring of large prime numbers are currently in use, in which GPU parallel techniques have been utilized to speed up factorization of prime numbers in recent years. However, most RSA encryptions are still performed on CPUs. To deal with the increasing speed of cracking through high speed GPU operations, the RSA key length continues to increase and so does the cost of RSA encryption. Presently many researches of RSA encryptions are based on the Montgomery algorithm, in which operations of modular multiplication are parallelized to enhance the performance; however, modulus operations are still performed on the single core CPU. In addition to use the Montgomery algorithm on CPUs to accelerate the RSA encryption algorithm, we also exploit the convolution property of the Fast Fourier Transform and the convergence of the Newton's method. As a result, cooperative heterogeneous computing for parallel processing on CPU/GPU hybrids is used to greatly enhance the encryption performance.
引用
收藏
页码:71 / 75
页数:5
相关论文
共 7 条
[1]  
[Anonymous], 2007, NCUDA PROGR GUID 1 1
[2]   High-radix montgomery modular exponentiation on reconfigurable hardware [J].
Blum, T ;
Paar, C .
IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (07) :759-764
[3]  
Frigo M, 1998, INT CONF ACOUST SPEE, P1381, DOI 10.1109/ICASSP.1998.681704
[4]   Parallel computing experiences with CUDA [J].
Garland, Michael ;
Le Grand, Scott ;
Nickolls, John ;
Anderson, Joshua ;
Hardwick, Jim ;
Morton, Scott ;
Phillips, Everett ;
Zhang, Yao ;
Volkov, Vasily .
IEEE MICRO, 2008, 28 (04) :13-27
[5]  
Henri J., 1982, SPRINGER SERIES INFO
[6]  
Lai Donny C. F., 2010, PROFESSIONAL FINANCI, P59
[7]   NVIDIA Tesla: A unified graphics and computing architecture [J].
Lindholm, Erik ;
Nickolls, John ;
Oberman, Stuart ;
Montrym, John .
IEEE MICRO, 2008, 28 (02) :39-55