Modeling within-Die spatial correlation effects for process-design co-optimization

被引：102

作者：

Friedberg, P ^{[1
]}

Cao, Y ^{[1
]}

Cain, J ^{[1
]}

Wang, R ^{[1
]}

Rabaey, J ^{[1
]}

Spanos, C ^{[1
]}

机构：

[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA

来源：

6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISQED.2005.82

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Within-die spatial correlation of device parameter values caused by manufacturing variations [1] has a significant impact on circuit performance. Based on experimental and simulation results, we (1) characterize the spatial correlation of gate length over a full-field range of horizontal and vertical separation; (2) develop a rudimentary spatial correlation model; and (3) investigate its impact on the variability of circuit performance.

引用

页码：516 / 521

页数：6

共 9 条

[1] [Anonymous], 2003, INT TECHN ROADM SEM
[2] Electrical linewidth metrology for systematic CD variation characterization and causal analysis
Cain, JP
Spanos, CJ
[J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 350 - 361
[3] New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation
Cao, Y
Sato, T
Orshansky, M
Sylvester, D
Hu, CM
[J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 201 - 204
[4] Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI
Cao, Y
Gupta, P
Kahng, AB
Sylvester, D
Yang, J
[J]. 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 411 - 415
[5] Nassif S. R., 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525), P451, DOI 10.1109/ISQED.2000.838919
[6] Specular spectroscopic scatterometry
Niu, XH
Jakatdar, N
Bao, JW
Spanos, CJ
[J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2001, 14 (02) : 97 - 111
[7] Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits
Orshansky, M
Milor, L
Chen, PH
Keutzer, K
Hu, CM
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (05) : 544 - 553
[8] STINE BE, 1997, IEEE TSM, V10
[9] CD uniformity improvement by active scanner corrections
van Schoot, J
Noordman, O
Vanoppen, P
Blok, F
Yim, D
Park, CH
Cho, BH
Theeuwes, T
Min, YH
[J]. OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 304 - 314

← 1 →