Transmission Gate-Based 8T SRAM Cell for Biomedical Applications

被引：6

作者：

Aswini, Valluri ^{[1
]}

Musala, Sarada ^{[1
]}

Srinivasulu, Avireni ^{[2
]}

机构：

[1] Vignans Fdn Sci Technol & Res Deemed Univ, Dept ECE, Guntur, Andhra Pradesh, India

[2] JECRC Univ, Dept Elect & Commun Engn, Jaipur 303905, Rajasthan, India

来源：

2021 12TH INTERNATIONAL SYMPOSIUM ON ADVANCED TOPICS IN ELECTRICAL ENGINEERING (ATEE) | 2021年

关键词：

SRAM; Biomedical Systems; Sub-threshold; Transmission Gate; Stability; 45-nm Technology; SUBTHRESHOLD SRAM; SCHEME;

D O I：

10.1109/ATEE52255.2021.9425314

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

There is an immense necessity of several kB of embedded memory for Biomedical systems which typically operate in the sub-threshold domain with perfect efficiency. SRAMs dominates the total power consumption and the overall silicon area, as 70% of the die has been occupied by them. This brief proposes the design of a Transmission gate based SRAM cell for Biomedical applications eliminating the use of peripheral circuitry during the read operation. This topology offers smaller area, reduced delay, low power consumption and improved data stability in the read operation. The cell is implemented in 45nm CMOS technology operated at 0.45 V.

引用

页数：7

共 31 条

[1]

Ahir A., 2018, ADV INTELLIGENT SYST, V670, P225, DOI [10.1007/978-981-10-8971-8__21, DOI 10.1007/978-981-10-8971-8__21]

[2]

[Anonymous], 2014, Journal of Engineering Research and Applications

[3]

Balakrishna K., 2014, P IEEE INT C ADV COM

[4]

Bellaouar A., 1995, LOW POWER DIGITAL VL

[5]

Calhoun B.H., 2006, PROC DIGEST TECHNICA, P2592, DOI 10.1109/ISSCC.2006.1696325

[6]

Chand K., 2008, IEEE J SOLID-ST CIRC, V43

[7] Next generation micro-power systems [J].

Chandrakasan, Anantha P. ;

Daly, Denis C. ;

Kwong, Joyce ;

Ramadass, Yogesh K. .

2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, :2-5

[8] A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS [J].

Chang, Ik Joon ;

Kim, Jae-Joon ;

Park, Sang Phill ;

Roy, Kaushik .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) :650-658

[9] Design and Iso-Area Vmin Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS [J].

Chang, Ming-Hung ;

Chiu, Yi-Te ;

Hwang, Wei .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (07) :429-433

[10]

Chen Gregory, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P288, DOI 10.1109/ISSCC.2010.5433921

← 1 2 3 4 →