Speedup requirements for output queuing emulation with a parallel packet switch

被引:0
|
作者
Liu, Chia-Lung [1 ]
Wu, Chin-Chi
Lin, Woei
机构
[1] Natl Chung Hsing Univ, Inst Comp Sci, Taichung 402, Taiwan
[2] Ind Technol Res Inst, Informat & Commun Res Labs, Hsinchu 310, Taiwan
[3] Nan Kai Inst Technol, Dept Informat Management, Nantou 542, Taiwan
关键词
Markov chain; parallel packet switch; OQ switch; PIAO queues; emulation;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This work analyzes whether a parallel packet switch (PPS) can emulate an output-queued (OQ) packet switch. The class of PPS is characterized by the deployment of parallel low-speed switches. Each lower speed packet switch operates at only a fraction of the input line rate R. This study develops and investigates a PPS which distributes cells to low-speed switches and uses outputs with push-in arbitrary-out (PIAO) queues. We present a novel Markov chain model that successfully exhibits these performance characteristics. The simulation results demonstrate that the developed Markov chain model is accurate for practical network loads. The major findings, obtained using the proposed model, are that: (1) the throughput and cell drop rates of a PPS can theoretically emulate those of an OQ packet switch as indicated in Eq. (49); and (2) the cell delay of a PPS can theoretically emulate that of an OQ packet switch as given by Eq. (51).
引用
收藏
页码:1753 / 1767
页数:15
相关论文
共 50 条
  • [21] A MEMS based parallel packet switch
    Bauer, C
    Odame, K
    PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS, 2002, : 695 - 700
  • [22] Optoelectronic hybrid queuing and scheduling of asynchronous optical packet switch
    College of Communication Engineering, Chongqing University of Posts and Telecommunications, Chongqing 400065, China
    不详
    Bandaoti Guangdian, 2006, 3 (309-313):
  • [23] Analysis of the parallel packet switch architecture
    Iyer, S
    McKeown, NW
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2003, 11 (02) : 314 - 324
  • [24] Maintaining packet order for the parallel switch
    Dong, YG
    Wang, BQ
    Guo, YF
    Wu, JX
    GRID AND COOPERATIVE COMPUTING, PT 1, 2004, 3032 : 176 - 179
  • [25] Packet-Mode Emulation of Output-Queued Switches
    Attiya, Hagit
    Hay, David
    Keslassy, Isaac
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (10) : 1378 - 1391
  • [26] Packet switch architecture with multiple output queueing
    Danilewicz, G
    Glabowski, M
    Kabacinski, W
    Kleban, J
    GLOBECOM '04: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2004, : 1192 - 1196
  • [27] MAXIMUM THROUGHPUT OF AN INPUT QUEUING PACKET SWITCH WITH 2 PRIORITY CLASSES
    LI, LM
    HU, CJ
    LIU, P
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (12) : 3095 - 3097
  • [28] PERFORMANCE STUDY OF AN INPUT QUEUING PACKET SWITCH WITH 2 PRIORITY CLASSES
    CHEN, JSC
    GUERIN, R
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1991, 39 (01) : 117 - 126
  • [29] ANALYSIS AND DESIGN OF THE STABLE PARALLEL PACKET SWITCH
    Dong Yuguo Li Zupeng Guo Yunfei Wu Jiangxin (National Digital Switching System Eng. & Tech. R&D Center
    Journal of Electronics(China), 2005, (02) : 161 - 170
  • [30] Buffered Crossbar based Parallel Packet Switch
    Sun, Zhuo
    Karimi, Masoumeh
    Pan, Deng
    Yang, Zhenyu
    Pissinou, Niki
    2010 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE GLOBECOM 2010, 2010,