共 50 条
- [1] Speedup requirements for output queuing emulation with a sliding-window parallel packet switch COMPUTATIONAL SCIENCE - ICCS 2006, PT 4, PROCEEDINGS, 2006, 3994 : 49 - 56
- [3] Performance analysis of input and output queuing ATM switch with two speedup factors ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1999, 82 (10): : 20 - 28
- [4] PERFORMANCE ANALYSIS OF AN INPUT AND OUTPUT QUEUING PACKET SWITCH WITH A PRIORITY PACKET DISCARDING SCHEME IEE PROCEEDINGS-COMMUNICATIONS, 1995, 142 (02): : 67 - 74
- [5] A parallel packet switch achieving in-order cell delivery with combined-input-and-output queuing switches Ruan Jian Xue Bao, 2008, 12 (3207-3217):
- [7] EFFECT OF SPEEDUP IN NONBLOCKING PACKET SWITCH WORLD PROSPERITY THROUGH COMMUNICATIONS, VOLS 1-3: CONFERENCE RECORD, 1989, : 410 - 414
- [8] A In-order Queuing Parallel Packet Switch Solution Based on CICQ 2010 INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT (CCCM2010), VOL IV, 2010, : 98 - 101
- [9] Avoiding Speedup from Bandwidth Overhead in a Practical Output-Queued Packet Switch 2011 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2011,