共 36 条
- [7] Chen H., 2004, US Patent, Patent No. [US 6823293 B2, 6823293]
- [8] A software test program generator for verifying system-on-chips [J]. HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 79 - 86
- [9] El Bouhtouri A, 1999, INT J ROBUST NONLIN, V9, P923, DOI 10.1002/(SICI)1099-1239(199911)9:13<923::AID-RNC444>3.0.CO
- [10] 2-2