Experiences with a FPGA-based Reed/Solomon encoding coprocessor

被引：0

作者：

Hampel, Volker ^{[1
]}

Sobe, Peter ^{[1
]}

Maehle, Erik ^{[1
]}

机构：

[1] Med Univ Lubeck, Inst Comp Engn, Lubeck, Germany

来源：

DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS | 2007年

关键词：

storage system; failure tolerance; Reed/Solomon coding; coprocessor; HW/SW-Codesign;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper we present an implementation of a Reed/Solomon, (R/S) coprocessor to be used on a hybrid computing system, which combines general purpose CPUs with FPGAs. The coprocessor accelerates the encoding of user data to be stored block-wise on a distributed, failure tolerant storage system. We document design constraints and their impact on the resulting architecture. Measurements are presented to characterize the performance of the coprocessor in terms of computation bandwidth, latency, and the hardware-software interaction. For comparison, software based R/S encoding implementations are presented and evaluated as well. Finally, the performance of the hardware accelerated encoding is compared to a software based system.

引用

页码：77 / 84

页数：8

共 16 条

[1]

BEDNARA M, 2002, P INT PAR DISTR PROC

[2]

BRAAM PJ, 2004, LUSTR STORAGE ARCHIT

[3]

Carns PH, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH ANNUAL LINUX SHOWCASE AND CONFERENCE, ATLANTA, P317

[4]

*CRY INC, 2006, CRAY XD1 FPGA DEV

[5]

Gilroy M, 2006, I C FIELD PROG LOGIC, P67

[6] A new architecture for a parallel finite field multiplier with low complexity based on composite fields [J].

Paar, C .

IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (07) :856-861

[7]

Plank JS, 1997, SOFTWARE PRACT EXPER, V27, P995, DOI 10.1002/(SICI)1097-024X(199709)27:9<995::AID-SPE111>3.0.CO

[8]

2-6

[9]

*PVFS2 DEV TEAM, 2003, PAR VIRT FIL SYST VE

[10]

RAMDAS T, 2005, MECSE232005

← 1 2 →